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INTRODUCTION 1
This study was performed by the International Business Machines (IBM)
Corporation. in Huntsville, Alabama for the. George C. Marshall Space B=light
Center under contract MAS8-30749.
The purpose of the study was (1) to define the recommended SEPS Com-
puter System design using performance, reliability and cost as the prirary
design parameters and (2) to perform a breadboard demonstration of selected
system design elements. Redundancy implementation was emphasized and the
Hybrid Technology Computer (HTC) version. of the Space Ultrareliable Modular
Computer (SUMC) family was used as the basis for evaluation.
In 1972 and 1973, IBM performed two SEPS Computer System design studies
(References 1 and 2). These studies, along with IBM's ongoing HTC develop-
ment activities, provided the -Foundation for this study. In addition, the
SEPS Phase B Concept Definition Study was being performed concurrently with
this study. Maximum advantage was taken to utilize information developed in
that. study to enhance the resuits.of this Low Cost study.and to insure com-
management and reliability analysis, and defining a computer/I/O
design. Sections 3, 4 and 5 and Appendices A and B.of this report
document this effort.
2)
	
	
Construction of a SEPS fault tolerant memory breadboard and demon-
stration of its operation. See Append-;x C for documentation of
this effort.
The SEPS subsystem which contains the computer is called the Command
Computer Subsystem (CCS) and consists of the computer, custom input/output.
(I/0) unit and tape recorder for mass storage of telemetry data. This study
is concerned . only with the design of the computer and I/O unit. However,
the reliability analysis was performed for the complete CCS including the
?
	
	
tape recorders. Data for the tape recorders was supplied to IBM by Rockwell
International Corporation;.
?	 I	 1-L_ i	 L _ l__.__.l_
STUDY SUMMARY 2
U`	 A study summary chart is shown in Table 2-1. The chart compares the
ll
	
CCS design which was developed during this study with the previous CCS design
I^
(Reference 2). Figure 2-1 gives a top-level block diagram of the CCS.
A summary of major study results follows:
The SFPS Low Cost Study effort was begun with a review of past SEPS
reports produced by IBM and Rockwell International Corporation. The
purpose of this effort was to update our familiarization with past
studies and to identify SFPS subsystems requirements changes which
might impact the CCS requirements or interface definition. Based
on this review, it was concluded that because of the stringent
SFPS reliability requ ► rement the SFPS computer configuration would
include a fault-tolerant memory (FTM).
a.	 The SUMO has been baselined as the CCS computer. In particular., the
Hybrid Technology Computer (HTC) version of the SUMC was chosen.
Because of the advanced state of development of the HTC, a much
higher confidence level in the computer design is possible now than
in previous studies. The HTC is a developed machine which has been
delivered to MSFC. Fault tolerant aspects of the HTC are in an
advanced Mate of deveTopment and a breadboard of the fault-tolerant
memory was fabricated as part of this study, Accurate estimates of
component fa l^lre rates and piece-part 'counts have contributed to
7
r	 .
2-1
Table 271.	 SEPS CCS Design Summary i
PREVIOUS.RESIGN
CURRENT 1973 1975
CCS FUNCTION/PARAMETER GOAL DESIGN TECH TECH REMARKS
Memory size
..
.(16-Bits) Unspecified 24K 15K Same Current design Includes
('U50% Contingency) {e,50% Contingency) 4K TM buffer
CPU Speed Requirement Unspecified <6 <5 Same(KAPS).
Weight (Kg): 9.1 16.5 6.6 3.9 Excludes tape rec.(I b) < 20 36,8 14.5 8J
Volume (m3 ' Unspecified 0.020 01006 O.0%K Excludes tape rec, I
1210 364 216 ;GG
w Size (tin) 'Unspecified. 25,5x56x14 1Ox23x25,5 70x14x25,5 Excludes tape rec. I's(in) . 1Ox22x5.5 4x9xlG 4x5.5x10 [
AVerage Power (Watts) < 40 42.4 23 9 Includes tape rec. and
assumas power switching
r
r"	 Interface Requirements Unspecified 1N	 'OUT IN	 OUT Sane
DIG	 38	 61 ANA- &
DIS 151
	
273 DIG	 198	 2
ANA 21.0	 0 DIS	 95	 188 f
Reliability > 0.95000 0.95039 0.971'5 Same Current design includes
— tape recorder, 4K TM
storage and RAU functians
Technology
Memory Unspecified N-MOS-•LSI N41GS-LS1 Ci;OS-LSE
Logic unspecified . TTL-LS1 TTL-MSI CMOS-LSI-
:'omputer T, --
CPU Data Flow Unspecified 16-bit 8-bit Same
Avg Processing Speed
'ti25G(KOPS) Unspecified : tiIOG Same.
Instruction Sett Unspecified. 5/360 TC2 Same
Instruction Length Unspecified 16/32/48 -I.6. Sane
Data 1*4 Length Unspecified 16/32/64 16/32 Same j
Input.PoweP 30:-3. 0.3 VOC Nominal 28 VDC Nominal 28 VDC Same
unregulated unregulated
Thernal'
Operating (°C) Unspecified -55° to +800 -55° to +800 Sane
Standby (°C) Unspecified -55° to +I25° -55° to +125° Same
__ i	 i ...1	 _ 1	 _ 1	 L_	 t_
i^
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increased confidence in the reliabili ty and redundancy management:
analysis performed during this study. (Reference Section 4.2.2).
i
i
3
A requirements analysis was performed which emphasized CCS signal
interface definition and refinement of the previous software sizing
study. Through coordinated efforts with the SEPS Phase B Study
concurrently being conducted,^a detailed list of interface signals
and characteristics was developed. The baseline computer memory
is 24K of 15 -bit words. This includes 4K of telemetry data stoMage
and approximately 50% contingency. (reference Section 3).
lU
One of the major tasks of this study was to define the redundant
custom I/O design. Emphasis was placed upon defining I/O hardware
to interface the CCS with other SEPS subsystems. A trade study was
performed which resulted in incorporating into the custom I/O most
.of the functions which.had been previously performed by Remote
Acquisition units (RAU). (Reference Section 4.2.,3)..
A reliability and redundancy management analysis was performed using
Updated study groundrules.. The advanced state.of development of the
HTC also permitted mo;e accurate estimates of component failure rates
.and piece.-part; counts. The CCS reliability goal of . 0,9.5 for a three-
year, unmaintained mission was met. This was accomplished con-
sidering the additional impacts of (1) an `i^creased memory size,.
^^	 2-4
(2) additional equipment in the I/O to perform most of the RAE!
functions, and (3) inclusion of tape recorders as a part of the CCS.
(Reference Section 5).
i
6	 Additional trade studies were performed which contributed to the CCS
baseline definition. Results of these studies are:
Incorporate 4K 16-bit word telemetry data storage in main memory
-	 rather than having a separate redundant buffer storage (Refer-- 	
a
((	 ence Section 4.2.4).	 f
Adopt the centralized data acquisition concept within the custom
I/O rather than having several RAU's distributed throughout the
SEPS vehicle. (Reference Section 4.2.3.2.1).
Y	 Since the fault tolerant memory is crucial to meeting the SEPS
reliability oal it was chosen as the computer sY g	 s	 stem elementp	 Y
-,	 which would be breadboarded. (Reference Appendix C).
-
2-f
This section contains an updated electrical 'interface definition and an
updated estimate of the onboard Foftware requirements in terms of memory
capacity and computer speed. The study reflects changes which have occurred
in the SEPS sturdy groundrules and SEPS subsystem design since the previous
study (Reference 2) was completed. The major assumptions which impact re-
quirements definition are listed below:
-	 Signal conditioning and formatting is done by the CCS for all sub-
systems except the solar array and propulsion subsystems
U
-	 Ten ion engines are baseline
-	 Eight power processors are baseline
-	 Four Hg propellant tanks are baseline
SEPS forla etar miss i ons has 16 RCS thrusters and Goth hydrazinep n	 Y	 ^	
and Etrypton RCS propellant. SEPS for earth orbital missions has 26
RCS thrusters using hydrazine
••	 SEPS for nlanetar y missions has hiah aain communication antenna.. an
___i	 l_ _L I
	
1	 1_. I
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3.1	 INTERFACE DEFINITION
Early in the study an effort was.undertaken to define detailed CCS s ignal
interface data.	 The result of this effort is shown in summary form in Table
3-1, and detailed interface definition is given in Appendix A.
Generally, the interface requirements increased from the previous study.
More emphasis was . placed on interface definition during this study and more
detail was available for
	
other subsystems.
	 The data developed in this section
was used in defining the custom I/O design (Reference Section 4.,2.3), i
LJ 3,2	 SOFTWARE SIZING,
I
A thorough software Sizing review was conducted of the two previous
studies which. IBM performed (References 1 and 2).	 This review along with. co-
ordinated effort with the SEPS Phase B study concurrently being conducted
permitted an updated software sizing to be developed..
3.2.1
	
MAJOR CHANGES
k
;;7
Below is a summary of the major baseline software sizing changes from
the data developed in Reference 2, 	 Comments are applicable to both SEPS plane-^
Lary and earth orbital mi ssions unless otherwise l ydicated.	 Table 3-:2
summarizes the changes,
i
3 2;1:1 , Memor
	 Ca acit
Total memory storage capacity requirements decreased by approximately 67.
for SEPS planetary missions and increased by approximately 6% for SEPS earth
1
3-2
Table 3-1
	 SF-PS CCS.Tnterface Requirements Summary
e
f
CCS ` OUTPUTS CCS INPUTS
DIG DIS ANALOG DIG DIS ANALOG
Guld., Slay . & Att. Control 20 68(84) 0 12 32(46`), .86(107)
Propulsion 8 52 .0 0 40 .16
Communications 8(4) 14(13) 0. 3 0 31(28)
CCS/DHS 3(6) 12 0 0 4 4
Solar Array 4 10 0 2., 12 2
Structures & Mechanisms 2(0) 70 0 2(0) 26(22) 16
Thermal Control 0 0 0 0 0 0
Power Distribution 0 18 0 0 19 27
*Attached Science Package 16(0) 39(0) 0 19(0) 18(0) 29(0)
TOTALS 61(42) 273(259) 0 (17) 151(143)':210(199)
i
d
miss =ions- *Planetary	 only
i
NOTE:
	
When Earth Orbital mission interfaces are different from Planetary mission
interfaces, Earth Orbital interface requirements are enclosed in
parentheses.
y
P
j
^T1
Gwj 1,^: L
Table 3-2.	 SEPS Software Sizingn Summary
PLANETARY
WAS is
MEMORY SPEED MEMORY SPEED MEMORY
Executive 2175 0.72 2175 0.72 2175
Propulsion 1.476 0.92 1476 0.92 1470
Attitude Control 4465 0.67 2483 0.81 4465
Guidance & Navigation* 110 0.03 110 0.03 462
Data Handling** 485 0.13 742 0.14 485
Communications 1193 0.29 1934 0.47 1030
Solar Array 180 0.15 180 0.15 180
-rte
Power Distribution 0 D 350 0.15 0
Mechanisms 107 0 105 0 127
Thermal 0 0 0 0 0
Redundancy Management 1795 1.31 1597 1.19 1945
Science Payload'' 0 0 200 0.01 --
EARTH ORBITAL
WAS is
SPEED MEMORY.
0.72 2175
.0.92. 1476
0.67 2688
0.02 2097
SPEED
0.72
0.92
0.85.
1.14
(2.50)
0 .19
0.24.
0.15
0.1.5
D
0
1.29
(7.59)
5.60
(7.26)
0.13
0.15
0.15
0
0
0
1.31
(1.1097)
765
1386.
180
350
125
0
1747
(2197)
12989
(22439)
11986	 4.22	 11352	 4.59	 12345	 4.07
t^
1 _1 -1 _ I _ I _ I_ _ 1 ___i
l	 I
I
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j
orbital missions excluding the 4Y telemetry buffer which was added to main
memory (Rei:erenc4. Section 4.2.4), Mayor items which contributed to these t	 j
changes are given below.
f
1	 I
c
i^.
P;
Attitude. Control-
This software sizing decreased by nearly 50% reflecting the change from
processing seer mapper sensors to processing star tracker equipment.
Guidance & navigation
This software module increased from approximately 500 words to approxi-
mately 2000 words for earth orbital missions, reflecting the requirement to
perform more G&N functions onboard. Examples are: vehicle and . target state
propagation, laser radar processing-for rendezvous, and rendezvous guidance.
1Red undancy Management
This software sizing had a net decrease of less tha n 10% due primarily to
the addition of co0imunications subsystem redundancy management and the decrease {
in data handling and electrical functions,
1
Science Payload
i
J This is new software sizing that has been sized for this study to provide'
support to SEPS planetary mission payloads. 	 Previous studies did not consider
.; payload function logic,
E
'3.2.1.2	 CPU S eed
Total CPL speed requirements increased by approximately 9% and 38% for
planetary and earth orbital missions, respectively.	 The major -items which
bel ow.contributed to the increases are listed
Attitude Control
CPU speed requirements for this function increased about 2G/ due to the
increase in the number of instructions required for attitude reference and
-
TVC/RCS processing, {
- Guidance & Navi2ation
For earth orbital missions, the increase in the CPU speed rea,a,rements
-
I
r fo-this function accounted.. for almost.all.of the: total change; 	 Additional
^
t.;
GO functions were added to th y• baseline SEPS, with the vehicle state propaga
tion execution rate accounting: fo r most .of the increase.
3-6
'	 j
TCommunications
Additional commandstrhich Here added during this study caused an increase
in the execution rate.'
T
3.2.2	 DETAILED SIZING DATA
f3
Tables 3-3 and 3_4 give the summary software si zing requirements for the
5EPS planetary and earth orbital missions, respectively. 	 Appendix B gives j
the detailed software sizing requirements for the SEPS planetary and earth
orbital missions.	 A description of each software function is given belo'w,...
(.
comparisons are made with the preyioUS 4t qdy Nfugnce 21.
L
r
3..?._.2.1
	 'Executive
No changes are recommended to the Executive function sizing for either
:. the planetary or earth orbital Missions.	 See Page 6-14 of Reference ? fore
detailed description of the Executive function.
3.2.2.2	 Propulsion
Contact was made with Hughes Research Laboratories (HRH,) by Rockwell
International.	 HRL recommended no sizing. changes for this functi on, ...See	 s
Page 6-16 of Reference -2 and Page. A--15 of Reference 1 for a detailed descrip-
ti on of propulsion subsystemubtas:s,
3;.2; 2.3	 Attitude ,control'
`- Inertial Attituk Reference - This software sizing was slightly redesigned
to add attitude error doMrensati.on and to change some data to singl e precisi on.
a
3-7
rTable 3-?.	 SEPS Planefary Mission Software Sizing Summary
'INSTRUCTIONS DATA TOTAL SPEED
(I 6-.B T-TS) (16-BITS) (16-BITS) (KAPS)
EXECUTIVE 1.115 1060 21.75 0.72
PROPULSION 1203 273 1476 0.92
ATTITUDE CONTROL 1 813 670 2483 0.81
GUIDANCE 'AND •NAVIGATIM11 30 .80 110 0.03
DATA HANDLING* 140 602 742 0.14
-
COMMUNICATIONS 1519 415 1934 0.47
SOLAR : ARRAY 150 30 180 0:15
POWER DIST. 150. 200 350 0.15	 -^
MECHANISMS 0 705 105 0	 N
THERMAL d 0 a 0
REDUNDANCY MANAGEMENT 1242 355 1597 1:19	 f
SCIENCE PAYLOAD . . 150 •50 200 0.01	 E
ToTAI 11352 4159
*Does not include 4V telemetry data requirements.
1
f
r
W
Table 3-4.	 SEPS Earth Orbital Mission Software. Sizing..Summary.
INSTRUCTIONS DATA TOTAL SPEED
(16--BITS} (16-BITS) (16--BITS) (IGAPS)
EXECUTIVE 1115 106Q'. 2175. 0.72
PROPULSION 1203 273 1476 0.92
ATTITUDE CONTROL. 1853 835 2688 0.85	 'a
GUIDANCE AND NAVIGATION 1820 277 2097 1.1 4 ---
{9330} (1767) (11097} (2.50)
DATA HANDL ING*, 140. 625 765 O i 4
w	 COMMUNICATIONS 106 322 1386 0 .24
SOLAR ARRAY 150 30 1 80 0.1
POWER DIST. 150. 200 350 0.15
MECHANISMS O 125 125 0	 ^—
THERMAL , 0. 0 0 O
REDUNDANCY MANAQ MENT 1342 405 1747 1:29(1642) (555) 2197) (1.59)
--
.
. TOTAL.. 1 2989 5.60
(22439) (7.26)
4
(} - H79h -autonomY'. : G&N (optional}h	
*Does:not include 4K telemetry data requirements.
Star Tracker Processing , -- The previous SEPS study had baselined the use.of
star mappers rather than star trackers. This sizing reflects a substantial
redaction in storage requirements which resulted with the change to .star
trackers The difference in the amount of data required for planetary and
earth..o.rbital missio.is is due : to the larger star table required for the earth
orbital missions,
_	 TVC/RCS Processing This module sizing increased slightly due to the
current TVC design having all engines gimballed rather than having only four
engines gimballed for roll control and pitch and yaw control performed by X-Y
LI
translators. The larger sizing for earth orbital missions reflects the re-
qui rement for RCS translation control for docking.
For ore deta i l on the attitu de co	 s btas des criptions,see Pa
	 	 	 ^ ud ntrol u	 k
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6-16 of Reference Z and Page A-18 of Reference 1.
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I } Low Autonomy case where significant ground interface is involved, with
communications taking place once each day:
2) High Autonomy case where minimum ground contact is involved, with a
near optimal guidance. scheme programmed onboard.
The. baseline selection is the: Tow autonomy case which. is consistent with.
current Rockwell International studies. However, the high autonomy concept
is being rettained as.an optional configuration. Reference..12 documents a.
study by IBM concerning low vs. hi gh autonomy SEPS.
Detailed software G&N subtask descriptions for the basel i ne SEAS concept
4
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Sun Direction De termi nat i on
. ( This routine computes the sun vector. and transforms the data to the
. a _
computational coordinate system to generate attitude control commands.
	 Nor--
I
ntally, sun sensor output data is used by this routine; but it.is capable. o-r=
determining the location
-
without sun sensor input.
Navi gation Update
For the base? i ne, .low-autonomy concept navigati on updates are.not. cal cu- I;tt
fated onboard but are transmitted. to the SEPS by ground command.
'Target State Pro agation
This routine i ntegrates. the equation of motion of the target to determine
3
target position and velocity.
	 These peremeters can be updated from the ground.
i
Laser Radar Processing
This routine smooths and biases the laser radar data to improve the data
accuracy for rendezvous,
'Rendezvous Guidance
This routine uses the vehicle state vector, the target state vector, and r
laser radar information to determine the ,relative position andclos-ing rates..
of the SEPS with the target and to compute the guidance command5 required for Ff
_rendezvous,
S
LI
j
^'
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Mode Control.
The mode control commands are associated with
.
. the phases of the mission,
such as midcourse, coast, rendezvous, and docking. The mode commands are
t
.set to initiate the required functions during the different mission phases:
3.2,2.5 Data Handling
This function has been incorporated into the CCS. Two subtasks were
sized:
Telemetry Processing
This software sizing was increased due to an increase in the number of
parameters to be telemetered from 336 to 578 for planetary missions and 601
for earth orbital missions. See Page 6-17 of Reference 2 for additional
details.
Data , Storage Management
This item replaces and expands upon the "Tape Recorder Control" sizing
contained in Rockwell International study Exhibit E. In addition to tape
i
recorder control, there is the requirement to control the buffer storage. Ad-
ditional logic is sized to control the transfer of data between buffer storage
.(in main memory). and the recorder, and between these components.and the com-
munications subsystem. I
iI
^^	 1
q-	 3. 2.2.6 Communications
Planetary Missions
Antenna Pointing and Control - This sizing was increased slightly to
account for the logic required to switch low gain antennas automatically. See
Page. A-27 of Reference l for additional detail.
Command Processing - This sizing is based upon processing 324 ground
commands with 55 requiring special command processing. This includes 64. and.
14, respectively, for science payload commands. See Page A-27 of Reference
.1 for additional details.
1	 Mode Control - See Page. A--.27 of Reference 7 for detai ls,.
U.
	 -	 earth Orbital. Missions
Low Gain Antenna Switch - Thi s software was added to account for the
logic required to switch low gain antennas automatically.
UY
0
control is provided onboard (i.e. automatic solar flare detection). Some
logic is still required to respond to the ground commands.
Peak Power Computation_
This software was added to more accurately determine peak power available
from the solar arrays. A power curve will be stored in the onboard computer
and periodically updated by monitoring the real available power from the solar
arrays. This data will be used by the propulsion subsystem for power level
and power margin management,
3.2.2.8 Power distribution
In previous studies, the only power distribution! software that was con-
sidered was associated with redundancy management (i.e. no power distribution
control software was sized). For this study, however, the onboard computer
will perform the logic necessary to perform functions such as polder calcula-
tions, battery charging control, orderly power down of equipment to the
keep-alive mode, initial equipment power-up sequencing, and measurement feed--
back monitoring. Since detailed operating modes and computer functional
requirements for power distribution have not been defined, this software
sizing estimate is considered preliminary, and emphasis should be placed on
refining this sizing during follow-on studies.
^' I
i'
{
f Earth Orbital Missions
The only change to this software was the deletion of the function
,i
Antenna Deployment because the omn! antennas no longer require deployment.
R
See Page 3-10 of Reference l for additional data,
3.2.2.10	 Thermal
There is no .software logic required for the thermal' subsystem.
	 All
heaters are thermostatically controlled with ground override command
r
capability.
3.2.2.11	 Redundancy Management
Planetary Missions
CCS/DHS
dataThe sizing for the computer and	 handling was combined into on(_
l
/ sizing.	 The computer sizing was left unchanged.	 The only data handling func-
tions which were sized were temperature and servo phase detector monitoring
of the. tape recorders to detect failures.so that the redundant tape recorder
could be used.
	 -
{
I Power Distribution
This siz.7ng combined the . sizing for Electrical Power and Stage. Power and
.
k
Distribution functions.
1
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Communications
This software was added in this study to perf orm redundancy management 6.,1
the following components: S-Band TWTA, X-Band TWTA, S-Band Exciter and
Recei ver.
^l
See Page A-31 of Reference l for additional details.
,f j
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CGS FUNCTIONAL DESIGN 4
4.1 GENERAL
Th-is.section describes the definition of the baseline CCS design. Recent
changes have occurred in the SEPS program which had to be evaluated to deter-
mine their CCS design implications. These changes. were:
-	 Updated software sizing requirements (Reference Section 3.2)
-	 Updated CCS interface definition (Reference Section 3.1)
1976 technology cutoff date
-
	 New CCS reliability allocations (Reference Section 5)
Addition of dual redundant tape recorders to the CCS
- Requirement for the CCS to temporarily store up to 4K of 16-bit
telemetry words (Reference 4.2.4 below)
-	
Incorporation of the bulk of the . SEPS subsystem data acquisition
functions into the CCS (Reference 4.2.3.2.1 below).
Various computer configurations were considered to determine the most
l
cost effective design which could meet the SEPS requirements. The CCS relia-
bility requirement of 1}.95 for a three-year, unmaiotained mission was the re-
i	 quirement which was the configuration driver. To meet this stringent require-
ment, the fault tolerant memory configuration was chosen based . on cost, weight
and volume considerations	 (Reference Section 5 for the Reliability and
Redundancy Management Analysis) . .. And, in particular, the fault tolerant ver-
UL sion of the HTC was chosen to comprise the basic element of the CCS.
4-1.
4.2 DESIGN! CONSIDERATIONS AND DESCRIPTION
4.2.1 TECHNOLOGY SELECTION
The previous study (Reference 2) carried two technology baselines, one a
1973 TTL baseline and the second a 1975 CMOS baseline. The current study
groundrule is a 1976 technology, and IBM has selected this to be TTL for the
following reasons. First, custom law-volume/low -cost CMOS chips are not
currently available nor projected to be available by the 1976 time period
	
I
because of vendor policies which directly impact customization. Principle
CMOS vendors are tending to offer low prices for very high production devices
and to discourage custom chip designs with higher prices, because small quanti-
ty buys of customized CMOS produces low and unpredictable yields. Second, the
failure rate data for LSI CMOS devices is not as reliable due to their
relative newness as compared with the long term, wide data base developed for
TTL devices derived through extensive military, NASA, and commercial usage.
Third, low cost custom TTL or bi-polor LSI is available with integration levels
greater than 130 gates . per chip from high volume commercial users. Finally.,
MSFC support of the SUMC in the highly reliable and -fault tolerant areas is
being developed in TTL logic.. Examples are the design of system logic chips
for the translator and the demonstration of a design of a TTL compatible
fault tolerant memory.
Bi =polor technology selection does not preclude the use of other technolo-
gies required for special applications. An example is the Use of N-MOS Basic
1'
OR
Storage Modules (DSM's) that uniquely satisfy the single bit- p er-BSM require--
meet as defined in the previous SEPS study report (Reference 2) for the fault.
tolerant memory.
LJ
4.2.2 COMPUTER DESIGN
After reevaluation of the computer considering the revised requirements,
{	 no significant changes were found to be necessary to the basic computer
fli
configuration as proposed in the previous study. A -Five fault tolerant
 memory, redundant CPU's, error correction translators, power supplies, switch-
ing circuits, and support har6ware were 'Found to be required to meet the CCS
reliability goal. During this study period the Hybrid Technology Computer
1	
(HTC), a member of the SUMC family of computers, was delivered to MSFC. Its
increased programming flexibili ty derived from the Systems/360 instruction
set and its functional slice packaging technique (a CPU/slice) are representa-
tive of the concepts necessary for the implementation of the functionally
redundant low cost SEPS computer.
a
4.2.2.1 Main Memory
The fundamental approach of the five fault tolerant main memory has not
changed from that presented in the previous study except that the maximum
memory size estimate has increased to approximately 131' of sixteen-bit woHs.
GJ
To maintain adequate contingencies, 20K words of storage are necessary
to provide about 50% spare memory capacity without incorporation of a 4K
$n'l nlnn^-t. 	 mmm^N.s i. i F.^.'r..... 1r)—c,-.0	 Cr...4-- A '7 A .1.'­ , .i.:..-A— ..3.i..,l.x  ....w..........: u,::
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of storage in the fault tolerant configuration, ti genty-six of the 'Basic Storage
_ Modules (BSM) are required (16 for data, 6 for check .bits, and 4 spares).
Some 'separate memory support logic is also necessary.
	
For 20K o' f storage, 78
BSM's are required.
	 62 BSM's containing one 8K x 1 bit chips and 26 containing
01
one 4K x 1 bit chips. 	 The depopulation of 26 BSM's 'helps to conserve power,
To minimize na.n-recurring costs, full addressing capability is retained for a
potential .memory increase to 24K,x 16 bit words. 	 Full population of three
8K pages would require 78 BSM's containing one 8K x 1
	
bit chips.
k
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4.2,2.2	 Translator/CPU
Translator
Design of the translator has produced three significant improvements, a
}rte Two involve the input/output reconfiguration switches. I
a
First, the BSM input reconfiguration switches have been eliminated. 	 When
t.
a failed BSM is detected, a spare BSM is assigned . the same bit position as the l
failed BSM.
	
Both	 byreceive data .after correction is achieved
	
the trans-
lator in an automatic read- -correct-write cycle.	 The. ;output of the :failed . BSM
.is then disconnected, but-its input remainsconnected. 	 Only one BSM reassign-
ment is made at a time as opposed to addlrg ' a 'BSM: at the ehd .of a.. word-.and
"bumping" the contents of each BSM d -a!	 one position..
	 This was equivalent
to a s hi fting operation and involved  I y^ore 65M swi tchi n 	 hardware >t an indi vi dual
replacement.	 I n additi on , the new technique should be faster
3 a
n[R^
H.
The second change in the concept reflects that it is more efficient to
design translators in conjunction with the CPU and to dedicate a translator
to a CPU rather than switching a translator between CPU's. This precludes
uneven disaribu^tions of translator and CPU's and eliminates switching com--
plexity between CPU/translator. i
The third design improvement was its implementation in self-testing
(similar to two rail) logic which is dynamically self-checking and allows
immediate indication of a translator error, Spare translator/CPU's can then
be switched into the system upon error detection.
CPU
°	 Four SUMC CPU options with an 8K x 16-bit non--fault tolerant memory were
`r	considered for CPU trades, and trade data are presented in Table 4-1. The
previous baseline was the 8-bit SUM CPU executing 47 aerospace instructions.
i
As seen:. from this table, the16-bit data flow .TTi_-LSI CPU has an advantage
ry	
.
in programming ease using . the S/360 86 instruction set because it is a familiar
set easily programmed with extensive software tools available to . the programmer;
I	 Its average power is not significantly higher than the others, and in a tri
`, Alex configuration the failure rate results in an +.ceptable reliability for
three years (Reference Section 5 for reliability details). Its weight is	 ,	
I
comparable with all other CPU candidates .except the N--MOS LSI, but that
technology has a high development cost and risk. All units have adequate
throughput capabili ty.
 The higher the speed provided; the lower the average	
e
^	
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0
00
SYSTEM CPU SYSTEM SYSTEM
POUTER FAILURE SYSTEM RELATIVE NON--RECURRING RECURRING
DATA INSTRUCTION PEAK/AVG RATE Iff SPEED DEVELOPMENT COSTS COSTS
FLOW TECHNOLOGY SET (WATTS), X70-- 6 (Kg) (KOPS) RISK (RELATIVE) (RELATIVE)
8-BIT TTL ISI 4w(TC 2),47 45/10 2.82 3.6 150 2 1.1 0.9
8- BIT TTL LSI S/3608 80 54/11 4.42 3.6 65 2 1.1 0.9
8-BIT N-MOS LSI S/360, 80 25/8 2.59 1.4 100 10 1.4 0.8
16-, BIT TTL LSI S/360, 86 60/13 5.56 4.6 250 1 1 i
(ETC)
l
11	
i
I
power required since a low duty cycle is possible and power switching can
	 {.
effectively reduce the average ,Hower consumed. The 16--bait HTC has the largest
	 i
speed capability of these options and, hence, the most potential for power
savi ngs by selective power switching. Finally, the development and production
costs of the 16-bit data flow HTC are significantly lower because it is a
	 ^.
developed product which will be partially qualified for space environments in
time for the SEPS missions (MIL-E-5400 Class 2X).
4.2.2.3 Clock
	,•,	 Continuous clock signals must be supplied to the memory and translators.
Accordingly, the previous study proposed a design for fault tolerant clock and
	
ii	 logic timing circuits. TMR plus one spare redundancy was proposed in the
previous study (See Figure 4.1.3 of Reference 2), and this redundancy has been
retained in this study.
	
{='	 The previous study recommended that the dual redundant power supplies be
operating at all times which allowed for powering the TMR plus spare clocks.
In this study phase it was found more advantageous from power and weight
considerations to operate only the TMR oscillators and clock circuits until
switchover to a redundant power supply can be achieved, nominally within 10
msec. Since power must be retained on the monolithic M-MOS memory at all
times, it is recommended that small, battery power supplies be included in
-	
the CCS to power crocks, reconfiguration switches and main memory in the
	
f	
.. event of bus or regulated power supply failure. Normally, the batteries
would be floating slightly under Normal bus levels bUt'kept changed by the
power distribution subsystem at a trickle charge rate.
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4.2.2.4 Reconfiguration Control
The reconfiguration control concept for the CCS has not changed from the
previous study (See Reference 2, Figure 4.1.6) except that a more definitive
technique for attaining high coverage has been designed for the CPU,.translator
and power supply. For the CPU a coded self-test is currently being evaluated
under.contract to MSFC which will detect CPU faults. The previously defined
CPU window timers are retained; however, the CPU self-test is now predominately
macro-oriented rather than microcoded. It requires approximately 150 Mach-
ine instructions and an execution time of about 1.6 milliseconds with the
baseline CPU executing a System/360 fixed point instruction set. Since the
CPU speed is high and SEPS computation time requirements are low, the self-
test may be run many times per second making it highly effective. Note that
no additional microprogrammed Control Store or microcontrol read-only-memory
(MROM) is required for this approach, which uses three elements for CPU fault
detection;
(a) Special macro tests
(b) Hardwired window GO/NO-GO timers
(c) Use of existing machine check and program check interrupts to stop
the GO/NO-GO timer
4..2,2.5 Power Super
A three power supply configuration has.been retained; however, they are
now implemented in . the highly reliable hybrid design currently used in the HTC.
A minimum of 10 milliseconds power switchover time to an essentially no-load
1- the supply and its recovery time to within specification limits requires fur-
ther study for this particular application.
	 No-Toad on supplies tends to cause
instabili ty
 and to slow power-up events, while partial load (<20%) dissipates
useless power and contributes to unreliability,	 Acceptable switchover times ^.
need to be established for CCS detection, reconfiguration, and restart.
To conserve power the CPU, translators and main memory are placed in a
F
low power^ mode when not being actively used.
	 This is particularly beneficial
l for SEA'S applications because of its low duty-cycle requirement.
	 ON/OFF
jj demand power switching is used for the CPU and translators and the utiliza-
h
tionof a low power mode is used for the memory.
	 Memory voltages are lowered
} when an	 K x 15-bit module is not enabled. 	 Lowering supply voltages retains8 p
memory content while reducing consumed power.
	 Reconfiguration swi tches and
IJ TMR clocks are powered at all times. 	 The active tape recorder is powered
C
- only during infrequent write/dump Modes.
	 Only ene customized I/O is powered F
l at a time.	 However, certain portions must remain powered in the operating
f I/0.	 Thistopic is discussed more fully in Section 4.2.3.-
,
Table 4-2 presents average CCS power requirements including power supply
IJ
inefficiency of 65%.
4.2.3	 CUSTOM 1/0 DESIGN
s	 ;
One of the major tasks of this study was to review, reassess and revise
_r the preliminary design. of the custom I/O documented in Reference 2. 	 Emphasis
4•-9 f
R .

I	 __	 l	 !._	 I	 1
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^'j	was placed upon defining 1/0 hardware to interface the CCS with other SEPS
subsystems.
4.2.3.1 General Description
I	
The custom I/O provides the capability of interfacing the general pur-
pose SUMC computer with the SEPS subsystems. It is composed of two identical
halfs, but only one-half of the I/O is powered--on at any given time. To
further conserve power, power switching techniques are applied inside the I/0.
The custom I/O contains a redundant command subsystem interface for accepting
ground commands. All custom I/O operations, with the exception of the command
subsystem, are controlled by the CPI. Data flow to and from each I/O section
	
,.	
is via two sixteen-bit buses, which interface with three CPUs via the switching
logic. A block diagram of the custom I/O interfaces with the CPUs and the
other SEPS subsystems is shown in Figure 4-1.
Ab id I 0 approach was baselined for the SEPS program. This meansby r	 / pr	 p 
that the I/O physical package contains most of the required receiver and
driver circuits necessary to interface directly with each subsystem. Direct
interface is achieved with all SEPS subsystems, except the solar array and
	
[	 the propulsion subsystems. Serial data trans;,Mssion is used to interface
with these two subsystems. This centralized approach to data acquisition is
the major difference between the current design and the design documented in
Reference 2.
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Each half I/O section contains an 'input section, an output section
and a timing and control section. The input section contains receivers,
converters, registers and gates necessary to control the input signal onto
the 6-bit data bus. The output section contains registers, gates and
drivers'to generate the required outputs to the various SEPS subsystems. The
timing and control section interfaces with the CPU switching logic and directs
bus traffic.
Output signals from each half I/O section, which are driving a simplex
subsystem, are diode isolated and connected together inside of t11e 1/0. Sim-
plex inputs to the I/O are internally connected to both half sections.
The command interface logic of the I/O is Triple Modular Redundant (TMR).
Three identical sections contain receiver circuits, 16-bit input registers
and decode/control logic. The register outputs are connected to tile I/O input
bus through voter isolation circuits. Interrupt flags from the command
interface logic advise the CPU when data is being received and/or when the
command register is full. Special commands can be received which bypass the
normal CPU input path.
The custom I/O will direct and control data to and from the telemett
^ Y
buffer whether the buffer is located in the fault tolerant main. storage
(baseline) or as an external unit. Telemetry formatting is performed by
Y	
-software. Data fetch commands are generated by the CPU and responses from
the subsystems are loaded directly into the telemetry buffer. Discrete outputs
for controlling the tape recorder and buffer (if external) are channeled
directly to discrete output registers in each I/O section.
4-13
The Following sections describe trade studies which were performed and
give details of the 1/0 design.
4.2.3.2 1/0 Design Trades
Two major design trades were conducted during this study. One was
centralized vs remote data acquisition, and the other was an interface
circuitry concept trade. These analyses are described below.
4.2.3.2.1 Remote Versus Centralized Data Acquisition
;	 A study was performed to determine the relative merits of a centralized
acquisition unit vs a set of remote data acquisition units for data collec-
tion, concitioning and control. This section describes the advantages of
each approach and recommends a baseline design.
Remote Data Acquisition_
A s stem utilizing remote acquisition units which converts formats andy	 g	 ac 
codes/decodes data remotely from the CCS and communicates that data to and/or
from a centralized interface device via a single channel is shown in Figure
4-2A. This system would utilize a standard-design remote unit placed as re-
quired at the major subsystems. The advantages of a remote acquisition sys-
tem are discussed below:
a.	 EMI characteristics	 Conversion of analog signals would take place
in close proximity to the subsystem where the analog measurements
f
were being taken. The transfer of data to/from the centralized
unit would be in theform of a digital word therefore, certain
error checking (at least parity) could be easily accomplished.
i
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i
'	 b.	 Maintainability Maintainability prior to launch would be enhanced
.^	 by the use of six RAUs as opposed tonne centralized I/0. Logistic
spares for the smaller RAUs could be easily handled, tested, and
 
shored. i
C.	 Physical mounting - Mounting of a set of RAUs would be more expedient,
e to e fact at a small isolated space near the subsystem coulddu	 h	 that	 ll ^ 	 	 	 i
I
be used to mount ah RAU. A centralized I/O would require a larger 	 .
area for mounting.
y	 d.	 heat dissipation - Heat dissipation on a distributed system is more
even. This results in few, if any, "hot spots" and better hear
trinsferualities for the equipment  ba .
	
qy	
i
I
Centralized Data Acquisition
A centralized I/O is one in which all multiplexing, conversion, coding
and formatting is dune at a centralized location, usually a single structure, i
and the interface with the CPU is made via a single data path. A block dia-
gram of a typical centralized I/O is shown in Figure 4-2Q. Advantages of a
centralized I/O are listed below:
a. Spacecraft size - The small size of the SEPS equipment bay lends
itself to a centralized approach with the longest cable run less.
than ten feet.
b. Equipment size and wt f ight - The . centralized approach . would save
wei ght and volume. Fewer partitioning walls, structures and con-
i^	 nectars would be required. Volumetric efficiency Seould be enhanced
by more efficient usage of input/output circuitry, i. e, , a standard
f
4r16
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1/0 for an RAU might have only 40-50 percent usage atone location
and another subsystem would be overloaded with feet or no spare I /O
circuits. In a centralized approach, the input/output circuit can
be distributed evenly among various subsystems.
C.	 Power distri bution - Power distribution to the 1/0 circuitry is
greatly enhanced by the centralized approach. With all I/O cir-
cuitry located in one structure, power distribution is internal
to the I/O box, thus minimizing noise and IR losses in the power
lines. In a remote acquisition system redundant power would be
distributed to each remote acquisition unit. This would increase
power supply regulation problems, noise problems on power lines
and cable weight.
d.	 Reliability - In a single structure, reliability is enhanced since
switching control lines are self-contained and are not cabled
external to a centralized 1/0 box. This saves weight, reduces the
possibility of noise injection on switching lines, and increases
reliability.
Conclusions
Table 4--3 gives a summary of the centralized vs remote data acqui sition
analysis. Primarily because of advantages in weight, power and reliability,
a centralized approach is recommended.. However, there are two SEPS subsystems
which should be treated as special cases. These are the solar array and
propulsion subsystems,
11

ry
Solar array subsystem - There are approximately 250 temperature, voltage
f and current measurements- originating in the solar array subsystem: Because 	 };
of the volume of measurements to be handled, it is recommended that a combina-
tion multiplexer/analog-digital converter be Located at each Solar array wing
1	 to reduce the number of input .signals to the CCS,
Propulsion subsystem The power processor units in the propulsion sub-
system contain analog/digital. converters, conditioners and formatters which
.	
_	
s
accomplish the function of data acquisition. Therefore, the only accommodate- }
Lions required of the I/O is to interface with serial digital lines from the
z
	
4}{	 a
propulsion subsystem.
4.2.3.2.2 Interface Circuit Concepts
SEPS CCS interface concepts must be defined prior to detailed hardware
specification. Three important inter-related factors must be considered in	 I
4
!;electing interface circuit concepts.. They are:
	
1.	 Electromagnetic interference compatibility
}
	
y ,_	 2:	 Failure independence related to redundant interfaces
	
3.
	
Failure detection philosophy.associated with redundancy management
i
High electromagnetic interference levels are anticipated on SEAS because
of the noise-generating nature of the solar electric engines.. Althougli specific
levels have not been determined interference signals could easily be greater
than the three volts expected as a result of Viking eYnerlence Reference 3)
	
i	 Techniques are available to permit reliable operation in a noisy environment l
is,
without risk. However, these techniques are more complex than those used on
	
i.
4.19;
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7.	
F	 -	 -	 -	 -
^ l Viking . In addition, CCS reliability requirements dictate I/a redundancy..
This consideration is also instrumental in defining interface concepts,
r	 Related to.interface definition is failure detection and redundancy
management. Redundancy management can influence both 1/0 circuit design and
the quantity of circuits involved.
I
This section treats each of these aspects independently and then
recommends concepts which take combined aspects into account.
EMI Interface Interconnection
Methods of minimizing EMT effects are well understood. Principles
can be applied to inter-unit communication to reduce unnecessary interference
and permit proper operation in a relatively noisy environment. Since the
CCS signal interface consists of several hundred measurements and commands,
overdesi n could result in excessive reliability, power, weight and costg	 p
penalties. Thus, tradeoffs are in order.
1	 The approach recommended is to employ conservative engineering practice
i..
	 when penalties are not severe and design so.that noise rejection levels are
predictable and can be improved by addition al shielding. Clarification of
this point is the subject of the following discussion. i
Fundamentals of EMS compatibl7ity are hell documented (References 4 to 7),.
Interference is unwanted signa' noise coupled directly by power distribution
circuits or i ndirectly .by radiation and conduction. common impedance .,currant
j
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paths).	 Noise injection directly through the.power system is controlled by
Ij
unit power supply requirements and is not discussed here. 	 Of interest is the }
interference introduced vi.a signal interface wiring. 	 Fundamentals are re-
viewed briefly prior to evaluating interconnection options.
t
EMI Compatibility
Interference coupling is accomplished by electric field (capacitive
coupling), magnetic field (inductive coupling), and common impendance conduc-
tion.	 The most troublesome radiation coupling is via strong, low-impedance
magnetic -Melds.	 Key parameters for reducing magnetic field coupling are
1
shown in. Lenz' s Law:
V = ^nAdt B
where,
i
V	 open circuit induced voltage j
n	 = number of turns
A	 circuit area
B	 = magnitude of the field
dd = time rate of change (frequency)dw
Thus; inductively coupled interference voltage . can be reduced by decreasing:
the interference field strength, B	 the circuit area, A, ai.d the interference
frequency.
Shielding is generally effective in reducing electric field energy, i
} independent of frequency, and magnetically coupled energy at high frequency.
T	 F..
Conv ersely 'stated, shielding has minimal effect in attenuati ng strong 'magnetic
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fields, especially at lout frequency, so that reducing the area of the inter-
face circuit is important.
Figures 4-3 and 4--4 taken from Reference 5 illustrate this point. Six-
teen circuit configurations are shown (Figure 4--3) along with the induced
voltages (Figure 4--4). The greatest difference in pickup occurs between cir-
cuit 7#5 and circuit r6. Circuits =1 to n5 provide an alternate return path
through the ground plane, thus increasing the area of interference exposure.
Shielding has little effect at the low 400 Hz interference test frequency.
When the ground plane return path is not provided, twisting the signal wires
reduces circuit area (and provides some cancellation) and further minimizes
interference pickup.
Loveland and Goodwin (Reference 8) tested several cable types and also
compared EMI susceptability to an unshielded reference wire. "their work (see
Figure 4 -5) also illustrates the aforementioned principles but, in addition,
shows the cable/shielding effectiveness as a function of frequency. Circuit
configurations for their tests were similar to circuit n4 for the coax sample
and circuit 7IT9 for the twisted shielded pair. Note that significant inter-
ference attenuation over a wide frequency range is demonstrated via balanced
transmission and twisted shielded cabling. Shielding accounts for high
-Frequency noise rejection and twisting, and balanced reception provides low
frequency rejection. Balanced reception is implemented via transformers,
relays. and differential amplifiers.
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Mohr (References 9 and 10) formulated expressions for predicting 'Inter-
.
ference coupling levels in various cable types above a ground plane. His
analysis includes noise sources of both a sinusoidal and transient nature. 	
F
	
...J
	
Figure 4-6 is a graph from Reference 10 shouting coupling from a transient
	
r	
source into (1) an unshielded specimen, end (2) a shielded RG58C/U coax.
Parameters were selected as representative of a typical SEPS cable configuration.
For a quantitative example applicable to SEPS, consider two parallel
l	 five-foot cables, impedances as given in Figure 4-6, and a 10 ampere current
f
transient of one microsecond rise time. Coupling into an unshielded cable
	
J	 ,r'	 produce	 a interference	 a	 = 0.19 times 0 amps times fivewil l
 
 uc  a pea k
	
sign l VC
	 l	 p	 ^m	 ^
feet = 9.5 volts. Into the shielded line V c	(0.0014) (10)(5) = 0.07 volts.
Thus, shielding can be extremely effective if interference coupling can be
restricted to higher frequencies via radiated paths. The amount of coupled
interference is a direct function of frequency, but fortunately the magnitude 	 }II!
of low frequency noise is also lower. Curve one, of Figure 4-7, illustrates
	
f	 noise induced into an RG58C/U sample as a function of frequency. As indicated,
shield effectivity begins at about 1 1CHz. Curve two shows the typical effect
of double shielding. This curve was generated by squaring the shield attenua-
tion factor provided by RG58C/U and is shown for illustration only. It does
i
r
suggest that high frequency noise can be substantially eliminated by properly
applied shielding, and that noise from one to 10 KHz will be most troublesome.
In the previous discussi on, all coupling is from a single interference
cable source into a single test specimen. The analysis is obviously magnified
when hundreds ;of cables are involved. Often noise is picked up by circui ts
s
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that are inadvertently created by ground connections (ground loops). The 	 .p
subsequent result is that reference ground potentials vary, causing apparent
shifts in signals that rely on a common ground reference (single-ended trans-
mission). Since shielding is ineffective at low frequency, good reference
ground potentials are difficult to maintain, especially in large vehicles
(large areas). Although the SEPS vehicle is relatively small, the high
interference levels make it difficult to maintain a good ground reference sys-
tem. A good reference system should be possible, however, if low impedance
ground loops are avoided..
From the above discussion, the following general conclusio,is and.
recommendations are proposed;
o	 SEPS interfaces should avoid large circuit areas and ground loops.
This approach minimizes magnetic field pickup and makes shielding
effective.
o	 Interfaces should employ balanced.receiver devices extensively.
This creates configurations similar to circuits #6 to #16 in
Figure 4-3.
o	 Cables and unit assemblies should employ shields to protect against
transient and high frequency noise.
o	 On critical, low level, or high accuracy measurements, balanced
transmission and reception over twisted shielded cable should.be
considered:
__1	 I	 l._ _ _	 I	 1_	 I	 I
Driver/Receiver Options
Interface driver/receiver circuits can be classified as one of three
types: (1) single-ended (SE), (2) double-ended (DE), or ,3) differential
(RIFF). Circuits can be linear (analog) or non-linear (logic).
Definitionsi
Single-ended driver circuits use a ground or other do level as a refer-
?	 ence return. The signal voltage rises relative to this reference and isf
L
analogous to on/.off binary signals in communication theory. This circuit
 configuration is generally the simplest and has the lowest failure rate.
Signal swing may be either positive or negative with respect to the reference
voltage.
Double-ended driver circuits are defined to be dual, single-ended drivers
with complementary outputs (i.e., one swings positive while the other swings
negative with respect to the other). Double-ended drivers generally do not
have a balanced output impedance with respect to ground.
i
	
	 Differential drivers are dual output circuits with lines balanced with
respect to ground. Signal' • voltages on the lines also swing in opposite
polarity relative to each other.
Single--ended teceiver circuits, which again are the least complex,
measure input voltages with respect to a fixed reference. The reference,
generally ground, is relative to the receivers power supply system. Input
€	
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signal sources accordingly must be connected to the receiver's power supply 4
lcj ground.. t
1
Double-ended receiver circuits are duo 	 si n g l e ended receivers.
	 7	 u^	 r	 1,	 	 s	 ^ v r
j
f
Differential receivers have differential amplifier input circuitry and
provide an output proportional to the potential difference between the two i
r
input lines.	 Differential receivers also exhibit common mode rejection
properties.
f
Practical Interface Options
LFigure 4-8 illustrates six candidate driver/receiver pairs.	 Each is
discussed briefly below:
o	 Single-ended to Single . ended (SF to SF,
Although the simplest circuit combination, single-end to single- end
transmission schemes require a common ground reference and transfer
^ accuracy is no better than the ground system. 	 Wiring connections
t" are analogous to circuits #1 to #5 of Figure 4- 3, which are the most.
noise sensitive.	 In addition,. the singl e-ended logic or discrete
receiver is a threshold detection device with a fixed threshold,
Noise suscentahilit y is established by (1) tha ar_curar_v of the
^__I I_	 1_ I	 I	 J	 __I I_
'!
referenced with respect to the two input lines and, in the ideal
case, independent of receiver power suppl y references.	 Since the
driver is unbalanced, the circuit Combination provides little or
no common mode rejection.
	
As. 'indicated in Figure 4-8, when used
for digital signals, the output of the differential receiver front
and will. still require a threshold detection circuit.
o	 Double-ended to Double-ended (DE to DE)
This configuration could be considered for di gital communication.
It provides little noise immunity, but it is noise and failure
detectable.
o	 Double-ended to Differential (DE to RIFF)
This configuration is especially attractive for high rate digital
communication.
	
Ground reference shifts appear as common mode and
I
are rejected by the receiver.	 It also provides common mode rejec-
tion to noise coupled onto the transmission cable to an extent
determined by driver output impedance balance.
o	 Differential to Double-ended (RIFF to DE)
This configuration is similar to the double-ended to.double -ended
circuit but offers some additional ground reference shift
insensitivity.
o	 Differential to Differential (DIFF to RIFF)
involves theThis is the least noise susceptible and generally 	 most
complex circuitry.	 It'provides high common mode rejection against
both 	 efe	 ce and externally coupled noise.groun	 ar	 rn	 	 Y	 P
f1	
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Isolation
Electrical isolation techniques can be used with the interface circuit
IJ
options. Isolation schemes utilize transformers, light amitting diodes or
relays,	 Isolators will eliminate requirements for 	 round reference and
	 a	 ^
tend to make drivers and receivers act as differential devices.
Table 4-4 provides a summary of signal method comparison. 	 The table
illustrates that no one method is best for all signal applications.
Failure Isolation Options
Standby sparing redundancy is planned for the I/0. 	 Effective redundancy
management dictates that any single failure in a function should not prevent
the spare unit from operating.	 Since at least dual redundant input/output
sections are required., all interfaces with the I/o willinvolve failure
tolerance considerations. 	 In some instances, redundant sources and output
sinks are also involved.
U
Implementation of redundancy can employ cross-strapping or single-string
approaches with cross-strapping generally providing highest reliability. 	 How-
ever, cross-strapping also places the greatest demand on redundancy management
and design detail. -Failure isolation considerations discussed here apply to
cross-strap applications.
^	
1
r
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STable 4-4.	 Signal. Method -Comparison
IN BAND SY5TEM
NOISE CMR
	 NOISE PWR RELIABILITY COST/
REJECTION (TYPICAL)	 SUSCEPT DISS SIZE
1.	 SE to SE	 ( 	 Th) 1 (d) 1	 I 3 3 3
2,	 SE to.. DIFF
	 ^ Th) 1 ( 0) 1
	 2 2 2 2 1 /2
I
3.	 DE to DE	 Th.) I Detects	 2 2 2 2N
CM2
4.	 DE.to
 DIFF	 (VS)	 2 (>O) 1 1 /2	 2 1/2 2 2 2
5,.	 DIFF to DE	 (Vs}	 2 Detects
	 2 1 f 2
^CM
1 1 1
2 ti
6.	 DIFF to DIFF	 (V$)	 3 (> 40db)3	 3 1 1 1	 ^.-•--
LEGEND: i
RELATIVE RATINGS.	 3 IS BEST, 1 IS LEAST ATTRACTIVE
=LESS THAN BUT APPROXIMATELY EQUAL TO
Th	 l'HRESHOLD VOLTAGE WHICH DEPENDS ON SIGNAL AMPLITUDE
V	 SIGNAL.VOLTAGE
C	 = COMMON MODE NOISE - -
CMR = COMMON MODE REJECTION
t
}
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Practical isolation options include the following:
o	 Active Isolation - dual output drivers and/or receivers are employed.
q 	 Resistor Isolation -- when loading effects such as shorts permit,
resistive isolation is often the most economical.
o	 Diode Isolation - logic signal with unidirectional current flow can
use diodes to isolate electrical short failures. Diode isolation
usually requires powering-down the unused spare.
o	 Field Effect Transistor (FET) Isolation - FETs can be used for
linear signals and low level logic if impedances permit.
Combinations of the above are candidates for the SEPS I/O design with the
best method determined by the signal characteristics, criticality and transfer
accuracy.
Recommended SFPS Interface Desig n
Input Signals
Fiqure 4-9 summarizes the recommended configurations for redundant signal
input interfaces to the I/O. Most of the various signal types anticipated'
for SEPS are included. Specific signal handling treatment will be required
in the generation of hardware specifications.
Output Signals
Figure 4-1O. sumMarizes recommended the configurations for redundant CCS
outputs.
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Recommendations include consideration for EMI, as discussed previously, as
well as failure isolation. The treatment is general and accordingly each
signal interface definition will require a review of all trade considerations
in follow-on Phase B studies.
4.2.3.3	 Recommended I/O Design
The recommended I/O design is a hybrid design utilizing a centralized
I/O with two remote acquisition units to handle high density signals to and
from the solar array and propulsion subsystems.
	 The I/O contains redundant
ii
input circuitry, output circuitry, I/O timing and control, command interface,
t and data handling circuitry.
	
A block diagram of one-half of the custom I/O
section is shown in Figure 4-11, and Figure 4-1 shows the overall 	 1/0 block
diagram.
The basic 1/0 design utilizes the common parallel input and output data
is	 17-bitbus concept.	 Data flow from the CPU to the I/O	 accomplished via a
output bus which transmits both address and data on a time-shared basis. 	 The
I/O timing and control circuitry checks parity of the incoming date, decodes
the I/0 address, gates the data onto the output bus and generates a load
strobe to the selected output register.	 Input data to the I/O is conditioned
or converted (in the case of analogs), then gated onto the input bL3 to be
read by the CPU.	 In the case of a read command, the timing and control cir-
cuitr	 checks	 aril	 of the command word	 address	 from the CPU, decodes theY	 p ty	 (
command, issues a strobe. pulse to .gate the data onto the .1/0 input bus, gen-
erates a parity bit, and gates the I/O input data to the CPU. 	 In the case of
both
	
I/Oa read and write command, the 	 timing and control circuitry generates
all "handshaking" commands necessary to interface with the CPU.
_I	 4-42
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The I/O provides the interface between the telemetry buffer, located in
main storage, and. the tape recorder or TM transmitter. The CPU collects TM
data from I/O inputs, stores this data in the TM buffer in main storage; then
when the buffer is full, the data is read to the tape recorder or TM downlink.
The I/O provides all timing and control signals to the tape recorder or TM
transmitter to perform this operation.
The design of the I/O section is divided into three major categories:U
Input Circuitry, Output Circuitry, and Timing and Control Circuitry. Each of
hthese is discussed in detail below.
4.2.3.3.1 I/O Input Circuitry
The custom I/O input circuitry is divided into the following categories;
critical discretes, housekeeping discretes, parallel digital words, serial
digital words, and analog inputs. Storage will be provided for ^-r 	 put
types with the exception of housekeeping discretes.
Ll
U. ..
l
A typical group of critical discrete inputs is shown in Figure 4-12. The
output of the receiver circuit is connected to the clock input of a D flip-
flop; the D input of the flip-flop is connected to a logic level "one 	 The
^.	 ^	 ^leading edge of ,.he discrete input well clock a one" in to the storage ^e11.	 if
•	 1E
The Q side of the flip-flop is connected to a 16-input NAND gate to generate
an interrupt level to the CPU. The level of interrupt will dictate to ' the	 I
CPU which input channel is to be serviced. Fallowing a read command from the
CPU, the .I/0 timing and control circuitry will issue . a.clear command to the	 i
channel, which will reset all of the 16 bits of the discrete input group. x;
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Critical discretes will be grouped into 16-bit patterns. This is done.to
facilitate the reading of the discretes onto the 1/0 16-bit input bus. Each
group of 16 bits will generate a unique interrupt level to the CPU.
Housekeeping discretes will not be provided with storage elements in the
I/0. These discretes will be polled at a regular interval dictated by the
L program resident in main memory. These discretes will also be grouped into
H	 16-bit patterns as were the critical discretes. The grouping will be done with
respect to the sampling rate of the discretes. The housekeeping discretes will
be buffered by a receiving circuit and gated onto the input bus by a decoded
read command from the I/O timing and control circuitry.
Parallel digital words transmitted from a subsystem to the 1/0 will not be
stored in the I/O if storage for that word is provided in the subsystem. If
no storage is provided in the subsystem, the parallel word will be loaded
into a parallel/parallel register in the I/0. A block diagram of a typical
.	 parallel word from a SEPS subsystem to the I/O is shown in Figure 4-13. As
was the case with critical discrete inputs, critical digital words will gen-
erate an interrupt to the CPU. A decoded read command from the I/O timing andp	 9
control logic will gate the storied data onto the input bus. Noncritical or
housekeeping words will be polled by the CPU at a predetermined rate.
Serial digital data received by the I/O will be loaded into a serial to
ri parallel register, as shown in Figure 4-14. The CPU will read thep rall l9	 g	 p
output by issuing a read command for that data channel. There are three pas-
sible methods of clocking.the serial data from the subsystem to the I/0:
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Serial Digital Lard Input Circuitry
r	 ,: _.
	 1
9
1) The subsystem could generate and supply the load command and thb
clock to the I/0; 2) The I/O could supply the clock to the subsystem for
clocking; 3) The subsystem could generate a self-clocking code such as
Manchester II. At the present time the best in terms of simplicity, relia-
bility, power and volume is item (1). This scheme is shown in Figure 4-14.
The relatively g	 g phi h number of analo  in uts dictates the use of a two-
level analog multiplexer. A block diagram of the I/O analog input multiplexer
is shot-in in Figure 4-15. A two-level analog multiplexing scheme will be used
to receive and process analog inputs to the custom 1/0. This will allow the
multiplexing of up to 256 single ended analog inputs or 128 double ended
analog inputs.
The first level of multiplexing consists of up to 16 16-input mux cir-
cuits. The subsystem analog inputs are connected to the inputs of these multi-
plexers. The outputs of each of the first level multiplexers (16 of 256) are
connected to one of the 16-input channels of the second level mux. The output
of the second level mux (1 of 256) is connected to the input of a buffer circuit
for'impedance matching and error reduction. The output of the buffer circuit is
connected to the input of the A/D converter. The converted analog channel is
gated onto the input bus to the CPU in the same manner as the discrete inputs.
The analog address register receives eight bits of analog address from
the 1/0 timing and control section for each analog channel to be read by the
CPU. This address is broken into two four-bit address codes. The four low
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H	 4
order bits select one of the sixteen inputs at each of the first levelmux's;
the four high order bits select one of sixteen inputs of the second level
mux (i.e., the high order bits select the output of one of the first level
L
11mux's) to berouted to the A/D converter for conversion.
4.2.3 1.2 I/O Output Circuitry
The custom I/O will provide discrete, serial digital and parallel digital
worn outputs to various 5EP5 subsystems. These outputs will be controlled by
the CPU. In order to perform this function, the I/O will receive from the
CPU a command, a write address, and 16 bits of data. The I/O is structured
such that the 16 data bits will be set onto a common 16-bit parallel output
bus; the decoded address will then be used to gate and strobe the data into
the proper output register. All .iticrete outputs will be high level (+28 Vdc)
capable of driving the specified subsystem load impedance. Serial and parallel
output words will be TTL compatible.
A simplified block diagram of a group of high level discrete outputs is
shown in Figure 4-16. The data which appears on the I/D output bus will be
strobed into a 16-bit holding register by a decoded load command generated by
the I/O timing and control circuitry. If the discrete to be issued is of the
pulsed type, the load command will also start the pulse generation circuitry,
which is a counter set to generate a pulse of specified duration. The output
of the pulse generation circuitry is ANDed with the output of the output reg-
ister. The output of the FIND gate will control the high level driver (shown as
an MPN transistor),. turning ON for the.length of time set by the pulse circuitry.
Isolation diodes are connected in series with the output to provide failure
protection for both.halves of the redundant I/O section.
4^ 4 -51
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Serial and parallel digital outputs of the I/O are shown in Figure,4-17.
El
Serial outputs are generated when the I/O receives a write command from
Rid	 the CPU for a specific serial word. That word is loaded parallel into a parallel
to serial register. The data is then clocked serially to the subsystem. The
clock is also routed to the subsystem where it may be used to clock in the
serial word. Parallel digital outputs are simply loaded into a holding register
Lid	 by the I/O timing and control circuitry and presented to the receiving subsystem
n	through drivers.
4.2.3.3.3 I/O Ti • iinq and Control Circuitry
The I/O timing and control circuitry provides all timing signals, load
and control signals, data routing, address decoding, parity generation and9	 9	 9 p	 Y g
checking and generation of all "handshaking" signals with the CPU. The 1/0
will be power cycled in order to conserve power when a particular function is
not in use. however, the control circuitry which interfaces with the CPU and
the critical discrete inputs are in a powered state at all times. A block dia-
gram of the timing and control section is shown in Figure 4-18.
Communication between the CPU and the I/O is accomplished via a I7-bit
output bus (IOBO), a 17-bit input bus (IOBI) and seven "handshaking" control
lines. Primary communication to and from the I/O is accomplished by the Direct
Out and Direct In sequences.
Write Sequence
To load data into an I/O discrete output channel, parallel digital word,
channel,	 serial digital output channel, the Direct Out sequence is
followed. This sequence is shown in Figure 4-19. in this figure, negative
...N
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levels are active and a seq uence oq 	 f events is depicted rather than actual time II
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To start a write operation to the I/0, the CPU -issues the IOCMD command
lE	 I
and places the I/O register address on the I/O output bus (IOBO) line simultan-
eously.	 The I/O will
	 issue a data request signal
	 (IODREQ) to the CPU which tells i
i the CPU that the command was received.
	 The information on the IOBO lines is
i
parity checked and parity is stripped; if parity is good, the sixteen data bits
are loaded into the I/O address register.
	 The address information is decoded
Lj
and gate conditions are set (Read/Write, DO/DI, channel number, etc.).
_ The DREQ line is then deactivated, signifyi ng the completion of the first
word transfer.	 Following delays and settle time, the DREQ line is activated
b	 the 	startingy	 	 /O,	 arcing the second word transfer.
	 The second ward is the data r
word which is parity checked, stripped, and placed onto the I/O output bus.
Following a small delay, the timing and control logic generates a LOAD OUTPUT
strobe which is ANDeci with the decoder gates to generate a load pulse to one l
1/0 output register.
	 The sequence is then terminated by the I/O
IJ
unique
t^
deactivation of the second DREQ
i^
I
µ Read Sequence
UTo Edata from the I/Oread	 discrete inputs, analog Inputs, serial and
arallel	 inputs	 the Direct In sequence will be followed..
	 This sequence 7s
shown in Figure 4-20.
	 The CPU starts the sequence with simultaneous issu-
ance-of IOCMD and the seventeen bit parallel word which.designates the I/O I
input channel address that the CPU wants to read.
	 Parity is checked and -
E	 j
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stripped, and the command word is decoded. Decode gates are conditioned to
allow the strobing of the selected word onto the I/O input bus. In the case
of the analog inputs, the analog address register is loaded with eight bits
-^	 which will select the proper analog channel to be routed to the I/O converter.
The handshaking sequence for a Direct In sequence is the same as that
for a Direct Out except the second word (data word) is on the 'input bus lines
and parity is generated for this word in the I/0.
The formatting and bit allocation for both the Direct In and Direct
Out sequence are shown in Figure 4.21.
U
Critical Input and Telemetry Readout
When a critical input is received by the I/0, the input circuitry will
generate an interrupt which is unique to that input group. The I/O timing
and control circuitry will store this interrupt, generate a code word, and
generate the necessary interrupt handshaking signals to the CPU. When the
CPU receives an interrupt, it will perform a Direct In sequence to read the
-`^	 critical input register. Following this operation, the I/O interrupt register
r	 will be
 cleared unless another interrupt.has been received during the ser^
vicing of the first interrupt. In that case, the next interrupt will be
((	 processed:
The telemetry buffer will be located in main storage for the baseline
SEPS design. Therefore, TM data will be accumulated by polling TM channels
and loading (via. Direct In sequence) into the allocated 4K word buffer. In
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order to read this data out to either the tape recorder or the TM transmitter,
a sequence called Buffered I/O will be performed. In this sequence, the CPU
will, when the buffer is full, issue to the I/O an address command followed
by a sequential reading of the buffer. The I/O will alternately parallel
load and then serial output the. buffer data at a 32 kbps rate to the tape
recorder or TM down link at a 1 kbps data ^ Nate. The transfer of buffer data
is under the control of the CPU.
Power Switchinn
In order to conserve power, the I/O will employ power switching. The
spare I/O will be completely powered down, but the operating I/O will power
only the section of the I/O which is being used. The timing and control
section and the critical inputs will be powered at all times. The discrete
outputs, serial outputs, parallel outputs, telemetry outputs, analog inputs,
serial inputs and housekeeping discretes will be power cycled to conserve
	 r
power.	 I
Error Detection
The custom I/O will employ a BITE register, parity bits and feedback
to detect equipment malfunctions.
As previously stated in this section, word transfer between the CPU and
I/O will contain a parity bit. Odd parity will be checked by the I/O before
any function is performed. Should a parity error be detected, an interrupt
will be issued to the CPU by the I/0.
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A BITE register Will be provided in the I/O design to check bus trans-
fer. The BITE register will be loaded by a Direct Out sequence. The BITE
register is then read by a Direct In sequence. This will serve to check both
the I/O input and output buses, I/O timing, I/O parity and some I/O decoding
circuitry.
It is recommended that certain output signals from the I/O be func-
tionally wrapped to an I/O input to provide end-to--end verification of a
correctly commanded I/O output. On the issuance of a discrete output to a
relay, an unused relay point could be used to tie to a discrete I/O input.
Ideally, the discrete input would take place following the completion of the
commanded action.
4.2.4 TELEMETRY DATA STORAGE TRADE
A trade study was performed to determine the recommended method of
implementing a telemetry buffer to temporarily store telemetry data prior
to transferring the data to either the tape recorders or to the communications
subsystem. The options were to provide a separate, redundant U 16-bit word
buffer or to incorporate the additional si r,age requirement in main memory.
Functional requirements for the operation of a telemetry buffer are,
1. Housekeeping data is to be received from SEAS subsystems at
-	 32 bps.
2. The computer formats the data and transfers it to the buffer at
32 bps.
f
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3. When the. buffer is full (every 2300 seconds), the buffer transfers
data to the tape recorder at 32 Kbps„ taking approximately 2 seconds.
4. Once per week, the tape recorder transfers data to the buffer at
I Mbps untie full. ,
S. The buffer then transfers the data to the communications subsystem
at 1 Kbps.
6. Steps 4 and 5 are repeated until all the data is transmitted to.
the ground.
7. All data transfers are under control of the computer or ground
command.
8. The buffer need not be random access (operation is first in-first
out).
Using these assumptions, a preliminary design was performed for a
separate buffer using low power off-the-shelf CMOS devices except for TTb
line drivers. A non-redundant version has a volume of approximately 4000 cm3,
weighs 4.6.Kg and consumes approximately 5 watts of power including an
assumed 65% power supply efficiency.
Table 4-5 summarizes the results of the trade. System reliability in-
cluding the TM function in the CCS is higher with three separate TM buffers;
however, the overall CCS reliability is sti11 adequate with the 4K buffer
in the fault tolerant memory. Five .faults are tolerated with a 24K memory
vs. two faults with a redundant external buffer. The trade is approximately
even in pbwer, required since memory utilizes a low power switching mode when
not addressed. Development cost favors the buffer in train memory. The'20K
u
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of memory requires the integration costs of three slices (SK + 8K + 4K)-of
main storage: each is identical except the BSM`s on the third page contain
half the number of chips as those on the 8K pages. However, development and
production of the separate triplex TM buffer is unioue. To go from 20K to
24K no redesign is required. Recurring costs for a 24K memory are only the
cost of fully populating an existing designed 8K page. Finally, a weight
penalty of approximately 14 Kg is incurred with a separate memory. The weight
of additional memory chips to go from 20K to 24K is negligible, less than the
allowable tolerance on the weight of conformal coatings applied to slices or
boards from computer to computer. Finally, the interconnections of three
separate 4K buffers is more complex than that of the addition of 4K of storage
to a proven 20K fault to' •1srant memory.
Considering the above, a 24K fault tolerant memory has been baselined,
incorporating the 4K telemetry buffer in main memory.
4.2. 5 CCS BASELME DEFINITION
4.2.5.1 General
Figure 4-22 presents a block diagram of the SERS CCS baseline. The main
differences from the Reference 2 baseline are:
o	 The HTC was recommended as the baseline CCS computer. It has a
16-bit data flow CPU capable of executing 86 System 360 instructions.
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o.	 An increase in size of the 5 fault tolerant memory from 16K of
16-bits to 24K of 16-bits, which includes 4K telemetry buffer and
approximately 50% contingency.
o	 An increase of one translator and a philosophy which dedicates
translators to CPU's.
o	 The addition of two tape recorders.
a	 A redesigned custom I/O which incorporates most of':.he subsystem
RAU functions and from which miscellaneous vehicle sensors (pressure,
bridge networks, etc.) and relays are excited.
a	 Small standby batteries to power memory, clocks and reconfiguration
switches in event of momentary loss of bus or regulated power
supply.
o	 Recommendation to not use high order language for software
programming.
This computer configuration is similar to that proposed by IBM to MSFC for
the Large Space Telescope (LST). Table 4-6 gives details of the HTC
characteristics.
L
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Packaging concepts for SEPS-are as follows:
1. No cable harnesses are used for reliability improvement
It
Table 4-6. SUMC/HTC Characteristics
Type:
Organization:
Storage:
Capacity:
Storage Cycle Time:
Addressable Unit:
Internal Data Flow:
Instruction Set:
Instruction Length:
Data Word Length:
Interrupt Facilities:
General-Purpose, Stored Program, Parallel
Fixed Point, Binary, Integer
Monolithic Random Access: 650 NS (N-MOS)
'Interface
65,536 bytes with density 8K x 16-bits
650 NS
8-bit byte
16-bit Parallel
86 Fixed Point Standard S/360 Instructions
16/32/48 bits
16/32/64 bits
Single hardware with multilevel capability
through hardware and software mechanization
Typical Execution Times:
	
Instructions:	 16-Bit Data Flow CPU
-	 Add (Register to Register)	 2.0 u S
AddRe ister to Storage) 	 3.2	 S
i
	
{ g	 9 }	 u
aMultiply (32 x 32 Operand)	 28.0 u S
Average Processing Rate 	 250 KOPS
S/360 Problem State Compatible
Input./Output
Externally Initiated	 - Direct Memory Access,
Buffered 1/0
Program Initiated	 - Direct I/0, External
Interrupts
Storage Protect	 - Black, 512 Words
b., v.i Ftr	 _ RtYfn.
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and low cosh. All interconnections are via multi-layer
interconnection boards.
2. Pluggable assemblies are used for ease of in-process test-
ing and repair.
3. Maximum use is made of LSI (consistent with technology)
for minimum weight and increased reliability.
4. Multi-chip hybrid packaging of LSI logic is used to in-
crease circuit density.
Modular Packaging Desig n Considerations
The SEPS packaging concept includes modular sub-assemblies using fi^x-
ible printed wiring circuitry for electrical interconnections along with the
multi-layer interconnection board (MIB). The sub -assemblies containing elec-
trical components mounted on the MIBs are self-
-
contained modules as illustrated
in Figure 4-23. The unit assembly will be composed of the required modules
electrically plugged into the backpanel and mechanically attached to the side
rails of the structure as shown in Figure 4-24.
Page type and thickness vary and depend upon the style and type of
electrical components. used. Also, page thickness varies because of the number
of interfacing lines between MIBs and backpanel necessary to make them self
contained. The pages consist of two MIBs bonded to each side of an aluminum
0
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Size: 26.5 x 56 x 14 cm
Vol:	 0.02 m3
Wt:	 16.5 Kg
BOTTOM COVER	 i
I	 Figure 4-24. Compute /0 Unit Assembly Packaging
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heat transfer frame.	 Two 120 pin connectors are attached to the upper edge
of the MIB to provide a pluggable interface with the motherboard/backpanel
assembly.
	 The page frame side surfaces are mechanically attached to the side
rails which comprise the side of the unit assembly structure and also act as
the heat transfer interface between the page, unit assembly and the heat i
I transfer medium.	 The mounting feet on the end of the structure and the side
rails are the heat transfer interface (bottom cover heat sink).
	 The main
Lj frame of the unit structure is U-shaped and has mechanically attachable side
rails and covers for ease of assembly and accessibility.
Special circuits are contained in modules and utilize hybrid technology.
Each circuit is a mix of monolithic chips and thick film components.	 Special
circuits are of various sizes with 1" x 1" being the most common.
	 Logic chips
are also packaged in hybrid submodules, typically 5 or G chips per container.
Figure a-25 illustrates the multi-chi packaging	 p	 p
	 p s 	 conce t.	 Memory chi s, because
of a uniform and relatively small interconnection, are packaged more densely.
it k l
The hybrid power supply component^ are attached to a frame and make elec-
1!
trical	 interconnect with a printed wiring board using solder lands.	 The stab-
a
assembly	 lu	 able to fl	 backpY	 p	 gg	 anel and is attached to the slide raiTs of
the frame.	 External connectors are provided for prime power input.
ExternO interface.circuits are connected through high density circular
connectors which have printed wiring board solder tails on the end of rear
removable pins.	 These connectors interface directly with the motherboard and
ara fastened to the U-shaped main frame. I
i
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A summary of Computer	 /0 packaging-characteristics is presented-below:- --	 -	 ^-
h
X size (L x w x H) 25 .5x56xl4 cm
r:
Volume 0.02 m3
=
4
weight 16.5 Kg {
r
`dotal No. of Pluggable Pages 11 r.
No. Power Supplies 3
z
J,6
r;
r;
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REDUNDANCY MANAGEMENT ANb
RELIABILITY ANALYSIS 5
5.1 GENERAL
Since the last study was performed (Reference 2: ) some basic groundrule.
changes occurred which had significant impacts on the CCS reliability and
redundancy management. These were:
(1) CCS reliability goal was changed from 0.9703 to 0.9500 for a
three-year
 unmaintained mission.
('2) OuaI redundant tape recorders area part of the CCS. Tape recorder
reliability is 0.99981 for dual tape recorders fora three -year
mission lifetime (Reference 11).
(3) CCS shall be capable of staring 4K of 16-bit wards of telemetry
data and periodically transmitting this data either to tape recorders
or to the communications subsystem.
In order to accommodate these changes, a reliability and redundancy
management analysis was performed. Major inputs to this analysis were the
results of trade studies and analyses which were performed. and are documented
in other sections of this report. These are:
(1) Utilize a Hybrid Technology Computer (}ETC) with a 16-bit data flow,
NMOS memory technology, and bi-polar CPU logic design (Reference
Sections 4.2.1 and 4.2.2).
(2) Incorporate the data acquisition function of data conversion, for-
matting, and code/decoding into the GCS with the exception of two
subsystem interfaces ,. solar array and propulsion subsystems
(Reference Section 4,2.5,2,1),
5-1
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(3) Incorporate the 4K-word telemetry buffer into main memory
(Reference Section 4.2.5).
(4) Memory size requirements, including contingency and the 4K-word
telemetry data storage requirement, is 24K of 16-bit words (Reference
Section 3.2.1).
For this study all CCS component failure rates were refined. A much
better extimate of failure rates was possible with the current CCS configu-
ration because they are predicated to a large extent on hardware that has been
delivered. The HTC has been delivered to MSFC, the translator design is
approximately 909 developed, and the fault tolerant memory breadboard is being
fabricated. This permits a much more accurate prediction of failure rates
and piece--part counts than was possible in the previous study. The failure
rates assume high reliability pants procurement and fabrication programs and
extensive component burn-in and screening.
5.2 COMPUTER
5.2.-1 MAIN MEMORY f
The organization, operation, and redundancy management techniques of the
fault tolerant memory was not changed from that presented in the previous study.	 }
' The memory. size was increased to 24K of 16-bit words, however, and the switching
cireu: try between ffj^ memory and CPU/translator was simplified by changi ng the
Pways are bit lanes are used. Now spare bit planes are switched as specificp 
replacements far failed memory planes thus leaving unaffected all the. other
memory planes containing no-errors. , (For additional explanation sea.-Section
C^	
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Early in the study an analysis was performed to relate memory reliability
with memory size and with the number of memory faults to be accommodated. This
was necessary input into the trade study concerning the location of the 4K word
telemetry buffer (Reference Section 4.2.5). Figure 5•-1 summarizes this data.
For memory sizes greater than 16K, a five fault tolerant memory is required.
Because of the inhErent nature of the fault tolerant memory design, the
j	 on/off failure rate ratio was assumed to be one, since all segments of memory
d:
are potentially required at any time. Coverage was assumed to be 0.99.
5.2.2 CPU/TRANSLATOR
Trade data was developed to assist in the performance of the trade study
documented in Section 4.2.2.2 to determine the baseline SEPS . CPU. Table 5--1
#.l
summarizes this data. Even though the reliability of the selected configuration
was the lowest of the candidate concepts, it was adequate to meet the overall
CCS reliability goal.
Ir-	 - The CPL! redundancy management scheme-.of having-3-CPUs with one operating
and 2.spares was retained. Fault detection continues to be implemented by
CPU self-tests and GO/NO-GO counters. A current study underway for MSFC
II
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F--1
0.95.
x 20K
0.94
0.93.
0.9Z
MEMORY
SIZE
(16-BIT
WORDS)
4K
0.91
Failures	 3 Year
x 1 0- 6 firs. 	Reli ab il ity Comment
Table 5-1. Summary CPU Trade Data
CPU	 Instruction
Configuration	 Set
8-Bit Data Flow
TTL-LSI
8-Bit Dats Flow
TTL-LSI
TC--2 (47 .)	 2.82
S/360 (80)
	 4.20
S/360 (80)
	 2.59
S/360 (86)
	 5.56
0.99914
0.99851
0.99922
0.99769
Previous
Baseline
Candidate
Candidate
New
Baseline
_.1 TTL-LSI
Li
8-Bit Data Flow
H-MOS - LSI
16-Bit Data Flow
A change was made in the number of translators from that baselined in
the previous study. It was determined that significant CPU/translator
switch°rng .circuitry could be saved by having three translators, one dedicated
to each CPU,
iP
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5.2.4 POKIER SUPPLY
Similar to the previous study, three hybrid power supplies are necessary
to meet the reliability goal for SEPS and to achieve a balance of allocated
reliability within the CCS.. Only one supply is powered-on at a time. Detec-
tion and reconfiguration is achieved by measurement of over and undervoltage
and overcurrent. Simple diode isolation of supply voltages probably can be
achieved with adequate regulation. Coverage and on/off failure rate ratio
were assumed to be 0.99 and 4, respectively.
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5.2.5 RECONFIGURATION SWITCHING
The logical methods of reconfiguration presented in the previous study
were re-examined and found to be adequate. However, packaging of these
switches was not. Accordingly, this study treated the subject and allocated
a conservative unreliability estimate to the many redundant switches whi:.h
achieve the crosstrapping of functional elements (i.e., memory to 3 CPU's
and 3 CPU's to 2 custom I/0's). The major factor in the design is the number
of interconnections versus the number of gates required for switching. MSI
flatpack technology yields the highest number of available leads/gate while
LSI chip technology yields the greater number of gates/lead. A detailed
design was not possible within the scope of this contract; therefore, only
an aprioximation of a failure rate could be accomplished. The reconfiguration
switches were assumed to be a combination of MSI flatpacks and LSI chips.
operating as TMR with a powered-off spare. Coverage and on/off failure rate
ratio.were assumed to be.0.99 and 1, respectively.
5:2.4 RECONEI.GURATION CONTROL UNIT/SNITCH-OVER DETECTOR UNIT
The unit whichvdetects failures (except in memory) and directs subsequent
c.
.actions is the reconfiguration control unit/ .switch-over detector unit. It
5 6
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contains the status registers for all spares, receives the various fault
detection signals (CPU, I/0, Power Supply), and issues. commands to the
reconfiguration switches upon detaction of a fault. Reconfiguration may be
commanded from the ground via the custom I/O thus bypassing the CPU. Also
contained in this unit is a GO/NO-GO window timer which must be reset during
a preset time gate; or else a backup CPU or custom 1/0 will be switched in.
Since this unit must be highly reliable and possess masking redundancy, a
TMR/sparing technique is again proposed like the previous study. Coverage and
on/off failure rate ratio were assumed to be 0.99 and 1, respectively.
5.2.7 TAPE RECORDER
A reliability of 0.99981 for the dual-redundant tape recorders (one
operating and one powered-off) was groundruled for this study (Reference 11).
5.3	 CUSTOM I/O
k
The custom I/O is primarily dual redundant with T,MR logic for critical
_.}.
circuits such as the command interface logic and interrupt logic.	 One-half
of the redundant 1/0 and the TMR logic is operating and the other one-half
is powered-off.	 Error detection is provided by a BITE register, parity
checks and feedback wrap tests.. 	 Fault detection will result in the genera"
Lion of an interrupt to the CPU to automaticall y switch to the spare I/O`
section.	 Reference Section 4.2.5 for more detail on the redundant design
aspects of the custom I/0.
	 Coverage and , on/off failure rate ratio were assumed
to. be 0.99 and 4, respectively.
F 5.4	 TDTAI. CCS
i
Figure 5-2 is a summary block diagram showing component failure rates,
component redundancy levels and component reliability for a SFBS three-year,
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unmaintained mission. Total CCS reliability is calculated to be 0.95039,.
which exceeds the CGS reliability goal of 0.95000. Additionall y ,. it should.
be noted that the above reliability estimate includes the unreliability con-
{
tributed by equipment performing (1) telemetry formatting, storage and
L _1
recording functions and (2) the bulk of data acquisition, formatting, and
conditioning for the other SEPS subsystems.
Table 5-2 summarizes the CCS component redundancy characteristics.
Table 5-2. CCS Component Redundancy Characteristics
Component	 Redundancy Characteristics
a
Main Memory
	
5 Fault Tolerant (4 spare bit planes)
Translator	 1 Active ., 2 Spares Off (Correc •ts.l memory failure)
CPU	 1 Active, 2 Spares Off
Power Supplies	 1 Active, 2 Spares Off (With battery backup)
Clock
	
TMR + 1 Spare Off (Maski ng Redundancyp	 ^	 g
Reconfiguration
Switches	 TMR + 1 Spare Off (Masking Redundancy)
Reconfiguration
Control Bait	 TMR (Masking Redundancy)
Custom I/O	 1 Active, 1 Spare Off (Selected Circuits are TMR)
Tape Recorder
	
1 Active, 1 Spare Off
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Appendix A - Signal List Definitions:
Source: Where signal originates
Destination: Destination of signal
Type: Typically one of following:
Discrete (DIS)
Analog (ANA)
Digital	 (DIG)
Class: Typically one of the following:
a,	 Critical Command (Cr Cmd)
b.	 Noncritical Command (N Cmd)
c.	 TM data measurement (TM)
d.	 Control data measurement (Control)
No. of Wires: The number of signal wires coming into I/O or exiting from
1/0
Impedance: The impedance that must be driven by the I/O circuits or the
source impedance of signals to be measured by 1/0
Voltage: Nominal-voltage levels (or range) of outputs and.inputs.
Resolution: Resolution of digital or analog input/output signals.
No. of Words: Where a signal contains multiple words, this column indicates
the 'quanti iy.
i
Sampling or
Update Rate:
GND/CCS
Logi c
Self Explanatory.
Indicates if onboard logic exists to initiate the command or of
it is a ground command only. A "CCS" indication in this column
does not preclude it also being initiated from the ground.
A-Z
4Gyro #1 Enable/Disable as Gyra DIS Cr Comd One
Gyro #Z finable/Disabl e a ,1 tr tl u
Gyro 'J3 Enable/Disable n u ,i a It
Sun Sensor #1 Enable/Disable " Sun Sensor
gun Sensar: #Z Enable/Disable I! !, II 11 n
Sun Sensor #3 EnableJGisable It Is 11 it 11
Star Tracker E1 Enable/Disable " Star II ,r .I
Tracker .
Star Tracker #2 Enable/Disable 11 a t, 11
ACS Elec. Enable/Qisable " AG$ E1ec " 1I 1r
ACS Made Control " " DIS (7)' " Seven
xan Thruster 1 Pitch Gimbal " " DIG " TBQ
;Ion Thruster Z Pitch Gimbal
Ion Thruster 3 Pitch Gimbal ..:.	 t1• 11 iF A 11
Ion Thruster 4 'Fitch Gimbalt
n 11 II 11 I^
.
.Ion Thruster' 5 'Pitch .Gimbal 11 u 11 n rI
Ion Thruster 6'
 Pitch -Gimbal 11 I; u. n n
Ion 'hruster 7 'Pitch Gimbal " " a 1t ,r
Ion Thruster 8 Pitch. Gimbal ^^ 11 I, ^t. t1
ion Thruster 9 Pitch :Gimbal ,1 ,! ^, 91 tr
Ion Thruster 10 'Pitch Gimbal " 1t 11 a II
Ion Thruster 1 Yaw Gimbal it II it it a
Ion Thruster Z Yaw .Gimbal " +1 !r 1r. ,1
Ion Thruster 3 Yaw Gimbal 1r 11	 .: i^ ,; p
Ian Thruster 4 Yaw Gimbal 11 II „ !I 11
Ian Thruster 5 Yaw Gimbal 11 a u. 11 n
Ion Thruster 6 Yaw Gimbal It It t1 It It
.Ion Thruster 7 Yaw Gimbai 11 if of
of is
:Ion Thruster 8 Yaw Gimbal
Ion Thruster 9 Yaw Gimbal 11 11 II 11 11
Ion Thruster 10 Yaw; Gimbal ,; 11 n 11 11	 .
TOD 28V NA NA As Req'd CCS
rr n 11 It it It
II 11 tl -	 II -	 fl' ik
to II e) 11 11 11
I	 - to -11 1, It -	 'lI
11 it 'I1 31
Il
_ 	
tl 1t u • II  it 	 .
It it It 11 -	 -	 II	 _	 -. GND	 .
11 11 If 11	
- it CCS	 . .
It TBD 0.35%- -	 One -	 11 M11 I1 11 11 1t t1
11 II to It
u u ,t t, ,t n
11'. II. 11 11 11	 - 11 	 -
u n II n u ,t
ti
t^ n ^	 II u u
1t u u 1t n • u
Il 11. Il 11 . i1
{
'I!	 -
It It IE  11 _	 Il  11
1! II tl 11 IF 11
is !I tl. tl It	 _ It
I, a 1, Ir II ^t	 -
II [! It it 1![t
it
11 It 11 II	 - If
,r to If II, ,{ it
It If ,[ tl
11. It II 11 -	 91 It	 .
a
^_	
j
iC
Signal Interface List
i
i
Sampling
No. No. or
of Resolu- of Update GRD/CCS
Signal' Name/Symbol Source Dent. Type Class Ifires	 Imped.	 Voltage	 .:tion Words Rate Logic b
RCS Thruster 1 On/Off CCS RCS. 11I5 Cr Comd One TBD TBp NA NA 1/Sec CCs
Thruster
- If 1F 11 f7 IF If 11	 - It :	 JI 11- 'll'	 .
It 1t It n 11 11 11 11 to 11
If II w tt 11 11 	 - Il !I	 - '1! 11 IF.
tl If • 11 ll I!	 - II "i1 It - II 11 II
RCS	 {, 	 On/Off- CS Thruster^16 -	 N	 .. 11 ^	 n^	 - u II u It
-
.It ^ If - 	 It
_	 „	 .^`f^
*RCS ^, ih^ruster : 17 On/Of 11 It	 - tl ,t. tl- 11 1, IE -11 ;1	 -_
.	 -	 - I1	 - 11 11 it It	 - _11 It 11•	 •
[1 a II p 11 It it 11 It tl
'	 fi 11 • II 11 11 It if 11 It
-
it
- It II II 11 11 IF U .	 11 Il 11
*k CS	 {,	 .y	 11zI J Thruster L61^On/Oif II ,II 1i -	 -II It	 - a It	 - 11	 - u 11.
RC.S Thrusted' 1 Heater,  On/Off** .:. t' II It II II 11 II' 11 tl 11Min l)	 .
II it a u fl. 11 IT ll
-II
,
-t1 11 - II	 .	 _ It	 -	 - II II
11
IY
If
11
I1
It
It
11.
It -
It
'1[	 .
II
11
11
II
II
IF
p
1
It It	 1^----.^
ry•
RCS Thruster` 16 Heater OhlOff - ^1	 -. 11 ^1.•_ -	 II II 11  II 	 . It  tl	 -. II
-
 
tl
*RCS Thrus Ler il'
 Heater. On/Off
 II It
-
11 II^ a 11
-
It II tr	 t
_
.71	 - 11'	 -
•
II 11 II. IF	 - 11 II lf. _	 11
11 Il	 - It 11 II to !t	 -_ 11 1f 11	 ^.r	 ..
".
11 U tt If II It it II At fY
•	 .. 14	 - 11	 - • -	 rt 11 11 it It IF Il -tl
-y
_ *RCS thrustet` 26 Heater On/Off	 . a
^I	 - 11	 ` It I, 11	 _ IF	 -. I!	 .. '1 11 FI	 1'^
RCS Hydrazine Isolation Valve l " ValVe dIs Cr Comd One 11 II n n 1/10 Sec
Open/Close
RCS Hydrazine Isolation Valve 2 I Valve O.IS " One H 11 II 11 ai it
`Open/Close
^*  	 ^	
^
RCS Krypton	 Valve l;:Isolation
n	 ^ 11	 - If I1	 - II li   IF it -	 IF
Open/Close
'k**RCS Kryptort:Isolation Valve 2 II	 - It 11	 .. it 11. It'	
-
It	
_ II
Open/Close:
RCS Hydrazine Line l Heater 'I Heater u n u IF	 . Ir It „ As Reg l d GRD
On Off
	
..
1
*
*RCS Hydrazine Line 2 Heater	 - iI II 11 ` 1Y II	 - 11 1! ^k
^t
As Re	 d	 ^9 It	 i
`Qn/R^f
i
1
*Farm Onbital `Missions Only
**	 '•	 `tePoor to 	 RCS throe	 rs, e	 ,	 t	 f	 ow threshold limitshot mp is troni aced.	 or 1	 r	 1
*3°Fianetary missigons only, mission dependent
 T_--^w..'
i
Signal -Interface. List
Sampling
No. No. ar i
of Resolu-	 of Update GROACS
5igna].NamefSymbol Source	 0est. Type Class Wires Imped. 	 Voltage tion	 Words Rate Logic l
***.RCS Krypton Line,.1 Heater On/Off. CCS	 Neater DIS Cr Comd	 One 1763	 TBD NA	 NA As Req'd GN0 --_-
** RCS Krypton Line 2 Heater'. On/Off „	 s u ,, I „	 .o „	 r. ,, ,
CCS	 ***'AGS TO BE SUPPLIED
— CCS	 *Laser Radar
CCS	 *TV, °	 "
a ESTIMATE 15 DISCRETES
— CCS	 *Floodlights
_ n	
*Penlites
TOTALS DIG QIS ANALOG.
Planetary 20 58 0
y Earth Orbital 20 84 0
*Earth Drbitai missions only
***Planetary missions only,mission dependent
t.
I.
'r
..
11f
Guidance, Navigation and Control Signal Interface: List (CCS Inputs)
i'
I
Sampling
No. No. or
of Resolu- of Update GNDICCS
Signal Name/Symbol Sourge ". Dest. Type Class Wires. Imped. Voltage Lion Words Rate Logic
Gyro #1 On//Off Gyro CCS DIS Control One 560 n 5V NA NA As Req'd
-	
NA	 F
Gyro	 On( Off .- _ ..	 -	 rl	 ,- ,1	 - u	 - 11 11  11  11	 '. -	 It 	 :	 ^ 11 At II
j
#2
- y a IT3 OnlOff It it II 11 11 '11 11 IF _	 II -	 't1	 -.
Gyro: 1 Rotor Speed it A Control Two " O-5V 1% j1 I/Min
(RM)
Gyro - _#2 Rotor l.or Speed	 -	 - -	 F1 _	 it fl -	 11 11 IF ` 111, II -.,1	 - It
Gyro #3 Rotor Speed ?1 a fA1 11 n it It n II 71 u
Gyro . 0'1	 Temp	
..	
_ 11 : !1	 - II II T' yO.5J. %	 - - 11
11
$1	
..	 -
Gyro #2 : Temp " 11 A ^I It It A 11 11 lI ,i
Gyro #3 Temp - A A A 11 It 11 11 -	 It	 - 11 It 11
Gyro #1 Rate Gimbal A " " A Control I' A TBG 11 II 1/Sec
- Gyro #1 Rate Gimbal B I1 11 A 11 II A 11 It 71	 - 11-	 - 11
- Gyro:#2 Rate Gimbal A 11	 - 11 A 11	 - 1t It 11 -	 11 1, tl	 - 71 _
-	 Gyro	 Rate Gimbal B- .92 F
11 A -	 11 A A 11 11 lI
Gyro.:#
O
 Rate Gimbal A 11 11.	 - A 11	 - it It -
	 IF It 31 I1 11
Gyro :0 . Rate Gimbal 'B'	 ._ :.11	 ^.. -	 to A 11 1) !6 It -	 11	 - It it
;1	 .
Sun Susor l Output 'A Sun 11 DIG 't TBD 11 TBD O AA FI It it
5nnsor
- Sun Sensor ... 1 Output_E :.	 11 :	 11	 - q	 - It -u... fl -	 11 el 11 11 It	 };,-,....
Sun Sensor 2' OutputA tt A it A n u A a n
- Sun Sensor 2. Output L	 - -	 11 11" 11 11' 11 _	 ,I' -	 11 it It .lk It
Sun Sensor s. Output A'	 - fl	 - 11 II	 _ II it' 1t 11 _	 11 Il - .^11
S
ensor:	
y	 pp
sun
	
.'' 3._Output 4r tF 11 11 11 I1 d 11 ,! A II !r
Sun Sensor :l On/Off !1 " DIS TM One 'I 5V NA IF Win
,
Sun Sensor'.2 On J Off ^	 -. - :	 -	 :u _	 Ir t1	 - ^rr	 . 11 a 11 ° 11 -iI	 -  -	 11 	 Fw—a
.Sun . Sensor 3.On/Off _ :il 11	 - 11	 _ 11 'R -	 II -	 11 . 11	 - ,1 .	 , IT ,L
Sun Sensor 7` Temp a 1I A' 7M Twa " O-5V ^p '" 1/Min
Sun Sensor 2 Temp A
Sun - Sensor
 3 Temp t1 -	 I1 RA 11 11	 - l[ I1 tl	 - .fI . It ;'.	 .:	 [.
{RM); := Redundancy. Management
r
i
LIN-
Signal Interface`List
N
0
Signal Name/5ymbol	 Source ,	 Dest.	 Type	 Class	 W
Star Tracker i Star Magnitude 	 Star	 CCS	 DIG	 Control	 T
Tracker
Star Tracker 2 Star Magnitude	 i1	 II	
II	 rs	 o
Star Tracker 1 Angl e A	 a1	 rs	 11	 It	 u
:Star Tracker 1 Angle 9	 r[
I
11	 n	 I1	 u
Star Tracker 2 Angl e: A 	 ,1	 If	 11	 n
Star Tracker 2 Angl e $	 '1	 11	 n	 n	 It
Star Tracker. 1 Temp 	 a	 lr	 A	 TM	 i
:Star TracF°r'. 2 Temp	 II	 II	 A	 ,1	 ,
Star Tracker 1 On/Off
	
"	 „	 DIS	 Control
'Star Tracker 2 On/Off	 11	
n	 a.	 v	 u
Ion Thruster 11Pitch Gimbal' 	 Actuator	 A	 Control
it	 a	 ^.	 n	 rs
.-	y..  	 Il	 11	 n	 it
-	 V	 •R	 :.	 -	 Il	 i1	 11-	 It
-	 ' 	 tt	 11	 If	 ' 	 11
„	 ,1	 11	 n
Ion Thruster 10 Pitch'.Gimbal	 "	 "	 qa	 "	 11
Ion Thruster 1 Yaw Gimbal	 It
	
to	 A a	 11	 n
If	 It	 It	 a
u	 u	 I1 to
'II	 -	 11 	 ,1	 -	 11
-	 -	 11	 11	 If	 II
Ion Thruster 10 Yaw Gimbal
	 "	 "	 A D
	
°	 '
RCS Thruster Valve 1 Status	 Valve	 "	 DIS	 t'
„	 11	 '	 u	 I
1
1L	 Il	 11	 1
RCS Thruster Valve 16 Status
* Acs Thruster Valve 17.Status 	 11	 "	 "	
it
	 '
-	
..	
...	 11	 -	 It	 It	 t
it
=RCS Thruster Valve 25-Status:	 It	 rl	 ii	 11	 1
*.Earth Orbital Missions only,
.: _^^.^:.^..- _..... ^. 	 _.•^.,.^_.:_.	 -	 ,^--_--^-.—^-^-_ -mom	 _ :,^.y..r.	 .^.	 _.^.,.. <
Sampling
o.	 No,	 or
f	 Resold-	 of	 Update	 GND/CCS
ices	 Imped.	 Voyage	 tion	 Words	 Rate	 Logic
80	 560 n	 TBD	 12%.	 TBD	 IISeo	 NA
11	 11	 11	 to	 it	 11
it	 11	 0.12%	 I1	 11	 it -
Jr.	 II	 a	 It	 11	 11
11	 11	 11
lt- if	 11	 11	 It	 II. -
560 n	 O-aV
	
1^	 NA.	 1/Min	 t1
I1.	 11	 11	 11	 it	 it♦ 	
r^	 ^y
One	 it	 TBD	 -	 NA.	 11	 I Min	 11
If	 u	 11	 u	 11	 tl
Two	 TBD	 "	 -o,35x	 NA	 1 /10 See	
It
11	 n	 11	 It	 It	 u
II	 p	 II	 It	 11
It
	 11	 11	 -	 It	 -	 II	 It	 -
It	 It	 11	 11	 It	 11
It	 11	 11	 11	 It	 tI
11	 It	 -	 11	 11	 11	 11
31	 11 -	 :1	 If	 11	 II
11	 31	 II	 .91
	
11	 If
II	 I 	 I1	
of
	
II	 it
.11	 II	 I1	 11	
if
	
it
' 	 it	 o	 11	 It	 II	 11
1.	 II	 II	 It	 rl	 II	 It
One	 TBD	 It	 I4A 	 it	 1/10 Sec	 f1
1	 it	 -	 11	 11	
If
	
it	 11
it	 It	 It	 B	 11	 If
1	 It	 if	 11	 II	 If	 I!
1	 !I	 11	 F1	 .	 -	 11	 -	 II	 !I
u	 n	 u	 it	 11	
li.
t	 it	 11	 It	 11	 11
nt	 li	 u	 n	 It	 It
1	 II	 11	 if	 11	 11	 A
1	 It
	
to	 +1	 11	 -	 11	 It
1	 11	 11	 ll	 I	 -	 it	 It
1	 II	 11	 tl	 It	 It	 11	 -
Signal Interface List Sampling
No. No. or
of Resolu- of Update GNp/CCS
Signal Name/symbol Source pest:. Type Class Wires Imped. Voltage tion Wards Rate
Logic
RCS Thruster 1'Temp 'thruster CGS A Control Two TED TED 3^B
NA
11
Win
11
NA
it
. It it It to
It It
it
•
n p ^ a u n 11 Il 11 tl 11
-	 •	 -	 -
RCS Thruster 1 6 . 'Temp	 •
11
II
al
11	 _
•
SI
11'
a
It
11
II
tl
I{
t1
II
It
It
it
II
to
11
II
it
1)
I[
1!
3I 
11
..
F
RCS 'thruster 17 Temp
II II t1 IF
11
71
a ,l al. 11 11 tl it
-   	 ,k	 _	 ^.	 _	 -	 _
--	 -	 -	 •
II
n
„
11
II
p
11
11
Il
5
II
11
It
11
It
to
II
11
it
,1
EI
*	
_
11
Ir
It
Ir
n ^!
,1
Is
I
at
n
]1
It
p
n
II
n
Itll
tl II
11
11	 ^`
p	 * RCS Thruster 26 Temp
-	 1	 - 11 It II	 - 7M 11 11 11 54`M
It S1rec
p	 RCS Thruster 1 Pressure 11 If 11 1[ Il 11 tl 14 IlII
•
11
II 11 • 11 [! 11' 11 11E[ ,1 11	 i !
• 11 11 • EI 11 II it is 11	 - It [l^.
-  11 II - 11 11 ll t! Ib It It If
_
+^-
-	 - RCS Thruster .16 Pressure-  tl 41
11 N It ti
11
tl
II
Il
14'- 71
► 1 I[
SI
3I
11 
-	 *:-RCS Thruster 17,.... Pressure " p II 11Yt
-. 1l
tl 11; tf' II 11 Ir 11
.
-	 :.
^	 ^
!1
u
11	 -
ll a IE ,4 a u n a tl
:_	 - rl 11 , II 11 it II 11 •It tl YI.	 -I
-.s.,
u
It
II it
11
q
!1
.'ll
fl
11
n-
t!
t1
II
It
,I
11
11
II
E4	
.I	
.
.	 :.RCS :Thruster 26 .Pressure
*Earth Orbital Missions only
i
i
Sampling
No. No. or
of Resolu- of Update GND/CCS
Type Class Wires Imped. Voltage Lion Words Rate Logic.
DIS Control One TBU TBD NA NA I110 See NA
11	 - 11 It 21 11 11 It It II
11 a	 - It It 11 II I['It II
!I II p ,i II	 • II u R II
A T.4 Two 560 n 0--5V 5% " '1 /Sec It
A
It It It 11 to It
1t It
fAl , 11
.
11 II ++ y0. 6% "
uI/Min.
A
A A (4)
„
a
It
u
11
11
it
n
71
5%
a
It
t1
i/Sec
11
IiA
A
,^
,t
u
1I
n
II
n
It
,1
0.6%
11
tt
it
1/Min
A(2) " 11 n u 5% " I/Sec itIIA ,I [, t! 11 1 II Mi
'A 13 '11 11 -	 to it
1
1f
AII
It
It
It
it
it
„
„
1,
,I
II
11
n
'Il
u
TO BE3PPLIED4
11	 11	 -  TI -
"	 11 " EST.IMATE 14 DIS
it	 19 11 12 ANALOG
n	 n: u
DIG DIS ANALOG
12 32 86
12 46 107
S, gnal:•Interface List
Signal Name/Symbol Source. 0est,
RCS Hydrazine Isolation Val •'e 1 ..Valve US
Status
RCS.Hydrazine Isolation Valve 2
Status
** RCS Krypton Isolation Valve I
Status
** RCS Krypton Isolation Valve 2 II
n
Status
RCS Hydraz m Tank 1'Press Tank
* RCS Hydrazine Tank 2.Press
RCS Hydrazine Tank 'I Temp
^^
* RCS Hydrazine Tank 2 Temp It
RCS Hydrazine Manifold Press Manifold
** RCS Krypton Tank 'Press Tank'
RCS Krypton Tank'Temp
II tl
** 9CS Krypton Manifold °Tess -Manifold 1°
RCS Hydrazine nine I Temp Line
* RCS Hydrazine Line 2 Temp, I'
** RCS Krypton Line 1 Temp to
** RGS Krypton Line 2 Temp "
11
.**AGS II
_ *Laser
Radar 1,
*TV
_ *Flood-
lights
.Penl tes rl
TOTALS
Planetary
Earth Orbital
*Earth Orbital Missions only
**Planetary missions 'only'. mission dependant
Propulsion Subsystem Signal Interface List 	 **(CC5 Outputs}
Sampling{p, I'D. or
of Resolu- of Update GND/CCS
Signal Name/Symbol
	
Source	 Dest. Type Class Wires Imped. ' Voltage tion Words Rate Logic
* Power Processor #1 Control/Mess 	 CCS	 Pwr Cond DIG Cr Cojhd	 8 **** **** *** ****^' I /Sec CCS
-	 -	 $[ 11	 11Power
	
#2 Control7Meas 1r - II
it
11 II 11 11 R q
' * Power Processor - .fi3 Control./Meas	 +I	 -	 II It it It	 - 41It
,1-
n
* Power Processor 44 Control /Mess'	 II	 ,1 11 IF 11 11 r. , I 11
*
Power Processor fS Control/Meas'	 II	
u n n u ,I u u n
,!
II
IF
71
u
*. ProcessorPower	 #6 Cotitro.l/Meas .	 '1	 II n
n 1, n II n
.: * -	 ..	 I[	 p
Power Processor V Control/Meas II
-
11 . II
II-
11 p
.II
-	 11
11
11	 -
Il
11
il.
11
I1
.;	 * Power '. Processor 18 Control /Meas	 II	 [1 11 11 -
it _
PC/Thruster S;r AT 	 r 11	 SW Matrix DIS i1 One 11 28V NA NA TBD
. PC/Thruster. Sw A2	 -	 it	 _-	 it	 _ 11	 -
It	 . It It :1 ,: IF If 11-
_	 y PC/Thruster` Sw Bl;	 - 11
IF
II
1!
it
-	 11
11
11
11
11
tl
I
11
F II	 _
1!
It
li 11.
PC/Thruster: 'Sw B2	 ,1
17-3 PC/Thruster: - Sw Cl -	 '11	 -	 IF 11 :H p
-01
11 II 1_	 - II	 _ II_ - !I	 -
PC/Thruster: Sw 211	 it ,!^- 11 II 11 H -!I 'll N
- PClzhruster- ;Sw. Dl.	 _ d	 -	 ,[ 11 11 11 11 11	 - 11	 .. U 11 H
.	 - PC/ Truster Sw DG	 -. a
	 II	 _ n I/ 	. u u 11 11 n
,
u	 - n
11	 -	 11
PC/Thruster 'SW ET
11 It. It li	 - 11	 - It If 11 11
'PC/Thruster. Sw FZ. 	 , 1	 11' 1I 11.
CI. 11 11 it it	 - it. 1,-	 -
PC/Thruster  SW F1'	 I1	 If 11 It u -N- ,i.	 - II R 11
	 -	 - II -
A	 ll	 11E'../Thruster	 F. Sw „: II
H if It H YI 11 11
-	 - ' PP..0/Thruster Sw G1	
if	 fl. if 11 11 11 11 11 11-	 - 11
YI
If	 .
IIPC/Thruster:: Sw GG4:
6 
 .	 -	
'.II	 -	 Ir 11 Ir .11 ¢	 _ It it tl -
- PC/Thrustet4 Sw Hl	 -	 _	 II	 11	 -
,!	 11
I1
II
it
11
II
II
IF
n
IF
u
it
II
11
II
11,
li
it 	 -
,I
_ PC/Thrdster.Sw NZ'.
*These signals include both .commands.and measurements. One each, twisted pair for clock, frame, and data in/out.
**Assumes.lQ -thrusters; 8 power conditioners, 2 .H9 tanks,
***CCS -r: : PPU 7'bits.	 message data field :bits 2-8}:
'	 PPE! -^- CCS S bits: (data response field bits 19 -24}
****Open c,illector.TTL line driver 
r
;word
f
Signal ?nterface.List
Sampling
No. No. or.
of Resolq- of Update GNp/CCS .
Signal Hama/SymhoT S,ourie ©est. Type Class Wires. Imped. Voltage . tion Words. Rate Logic
Hg Tank. Valve #1 Open ` CCS Valve Cont DIS Cr C604 One TBD z3V NA :NA May GND
Module
Hg Tank Valve. #1 Close " „ ,^ „ „ ^^ ,, It It It
Pg Tank. Valve #2 Open
„ u ^, n it n n n u u ^^
Hg Tank Valve 12: Close it to n It u It It tt „ n "
Thruster #i Ha . Valve Open ,t „ IF	 . it ,I ,t It tt It It
Thruster #1 : Hg Va l:ve' Close. " ,, n ,t „ ,^ 11
Thruster #2 H9 valve Open it ,t of IF it n It x It V.
ii
7fruster #2 Hg Valve Close ;^, 11 11 11 It 11 11 „ ,I 11- It
Thrusterter #3 Hg
	
ve . Open	 _ It It 91 or it 11	 - It . -:, it Il.	 - it
Thruster #3 Hg Val ve' Close f.,t 11 it 11 t, 11 31 11 .11 It it
	
-
ValThruster #4. ' Hg  ve . C)en -- ..t'	 .,t - tl to a t, to .tt It it n
Thruster #4 Hg Valve	 : '! ;' ^^ t, ,, it It It ,t it tt	 j
-	 Thruster #5. Hg Valve Open.Open :	 it
	
. 11 If -	 ,t It it -	 ,t It	 _ ,; it 	 .. 41
Thruster 15 H9 Valve 'Close:. ,t t, tt 11 ti n 19 tt t, ,t n
Thruster #6 Hg Valve Open :: i, a ,^ ,^ ,r tt t, ,t tt ,^ n_
Thruster #
y
6 Hg. Valve Close I: it „ tt It ,t It t, u tt ,t
'Thruster #7 Hg, Valve: Open.. tl tt	 - „	 -	 . -,t 11 11 It It h .It q
Thruster #7 Hg Valve Close tt tt n ,; It n rt. t, tt n u
Thruster #s Hg Valve Open ” u tt tt a It u u it 11
Thruster #8 Hg Valve Close t^ „ IF a It „ tt „ ,: a i,
Thruster #9 H9 Val ve Open „ t, tt tt ,t a ,t to It It It
Thruster 19 Hg Valve Close tt ,t t^ 4, IF tt` it n tr u u
Thruster -#10 Rg Valve 'Open It It IF It a ,t- it, it it n It
Thruster 110 Hg'Valve Close it n n ,t a ,t It tt to ,I n
i
1
T
signal Interface List.
Sampling I.
	 .
Ho. NO.. or
of bsolu- of Update' GND/CCS
Signal Name/Symbol Source• Dest. Type Class Wires Imped. Voltage tion Words slate Logic
Hg:Feedline;Heater fl OnlOff CCS Heater DIS Cr Comd One -TSD 28V NA NA 21Day GND
Hg Feedline Heater #2 On/Off , ^ " ^^ '0 if it 't' it ,, It
Thruster Feedline Heater #1: On/Off
Thruster Feedline Heater #2 On/Off it ,^ u if it „ It it
Thruster Feedline Heater #3 On/Off It "
Thruster Feedline' Heater #4 On/Off " It If 11
it 11 11 IT 39
Pa	 Thruster Feedline Heater f5 On/Off ,I I
Thruster Feedl ine Heater $6 On/off 11 1 „
Thrustor Feedline Heater #7! On/Off if , I
Thruster Feedline Heater 08 OnlOff ' ^ '^ ,^ ^^ ^^ if j
Thruster Feedline.. Heater 09 On/Off 31 " ^^ ^^ ^' " J
Thruster Feedline Mater #10 On/Off
TOTAL Dir DIS ANALOG
8 52 0
I
1t%
	 -
r^•-^ ^^^^ +^ ^ ^-...3 ^	 +^^...-^+ ^---^ ^ t`om-.wi .	 ^j	 Fk
r.	
•
t
Propulsion Subsystem Signal Interface List (CCS Inputs)
Sampling
No. No. or
of Resalu- of Update GND/CCS
Signal Name/Symbol Source Dest. Type Class. Wires Imped. Voltage tion Words Rate Logic
Inputs from Power: Processors have been accounted for in output list.
g	 Spare PPU Sw Position SW Matrix 'CCS DI5	 10} Control	 One TBD 29V NA NA TBD NA
€
^	 Spare Thruster Il Sid n u DIS ^9) u a a u 11
Spare,Thruster #2 Sw Pos " „ DIS (9) " It It
A	
Hg Tank At Temp:
.'
Hg Tank " A TM Two 560 .s2 O-5V 1%. If 1/8 Min it
a	 Hg Tank #?_ Temp.
w :.	 Hg Tank Ull Press " " " it It 11 „ u „ u rr
q	 --.
Hg Tank #2 Press
-
„ it if u u a n „
.	 Mfg Feetlline #1 Temp Lines " " " " " " " " 1/Hour
Ng Feedline #2 Temp a' ^^ ;^ rz ^{ r. , ,r to
b	 Hg Tank Valve #1.:Open/Close Valve " DIS " One TBD 5V NA
11
Control
dMo u1 e
^<	 ^^	 ,^Hg Tank Valve #2 Open'Close 	 e.	 ,.	 „	
n	 ^^
f
y
$1 nal . Interface List
k
Sampl i_ng
No. No. or
Of . Resolu- of . Updale GND/CCS
Signal Name/Symbol Source pest. Type Class Wires Imped. Voltage tion Words Rate Logic
Thruster #1 Hg Valve Open/Close Valve. CCS DIS TM One TBD 5V NA NA 2/Vay NA
Thruster #2' Hg Valve .Open/Close „ u u +r rr	 : r,	 . ^, n rr ,r.	 .
Thruster #3 Hg Valve : Open/Close " +r a u +i a ri n ,r x a
'	 Thruster JIK Hq Valve Open/Close ^^ ^, ,+ u „ u u ,r u n u
Thruster f5 Hg . Valve Open/Close it n
it It n It 11 n It
.
Thruster 86: Hg Valve .Open /Close It a it n it n It
Thruster #7-Hg Valve Open/Close' rt n r, n rt u n it r, sr rs	 M
p	 Thruster #B Hg Valve Open/Close +^ ^+ u n rr „ rr u u ,r n E
_ Thruster #9 Hg Val ve apQnf C] ose ,+ rr n it it u u it It Is d
Thruster #10 Hg Valve Open/Close ?r rr r. rr a ^, „ u ,^ ,+ rr
'thruster #I Feedline Temp Line " A 560 560 n O-5V 1^ It 3/Hour
t	 Feedline:.	 Thruster W2  Temp n n a rr a ,r u a rr n.
Thruster #Feedline Temp ^, n n rr u u a rt u u ,i
Thruster 14,
 
Feedline Temp it ,r It u q It n n it u v
!6	 Th-:asP5 Feedline T emp-ter n rr u n u. a tr 1r ,r fr n
Thruster 06 Feedline Temp +r ,^ ,+ n	 . u u n u n n ,r,, .-_
Thruster #7 'Feedline Temp It It U It n it u it ri it
Thruster R$ Feedline Temp u n rr n It a it rr It It it
Thruster 19 Feedline.Temp It n n n u n u
it
It B
Thruster M Feedline Temp '+ n n u n n rt q ,t u. „
I	 TOTAL DIG DIS ANALOG
-
0 40 16
't
.j
P
,
,
Communlcatlons.Subsystem Signal Interface List (CCS Outputs)(1) Sampling
No. No or
of Resolu- of Update GND/CCS.
Signal Name/Symbol source	 Dest.	 Type Class Wres Imped. Voltage Lion Words	 Rate Login
LGA SWitch..Reverse CCS	 Switch	 DIS Cr Comd One TBD 2811 NA NA <7/64 Min CCS
( 2) fGA. Switch On/Off rr	 .	 ,t DIS fi 0 tl rl 11 11 Once GNO	 x:
(2) S .-Band TWTA `1 OBE/Off "	 Control	 n rt ,r r, ,r ,r rt <1 /32 Min CCSIf	 Login
Box
..,
(2) S-Band TWTA 2 On/Off rr	 a	 n. it of
if r, a it t,
(2)	 Band TWTA I On/OffXC n	 u	 rt n it , t rt
If a rr ,r
(2) X-Band 'TW i`A: 2 On/Ofd . „	 n	 n rr
11. rt n. rr ,i i, rr
S-Band Exciter I.^n/Dff u	 tr	 ii u u n u
n e,
<1164Min u
S-Band Exci ter 2 On/Off ,r	 rr	 n , t, „
,r ,t ^, tr ri
Receiver I .on/Off u	 u	 u u u. n n it u <7/32 Min u 'i------
Receiver 2 Gn/Off n	 u	 n tr u u „ n n rr
u
rrs
Ra-iging'Onlaff ,r	 Receiver	 n ,i a tr ,r it a 116 Hour GND
TMO I >011loff r,	 TMU	 i t a u it
it It TBD CCS' 	i
TMJ 2 On/Of . . If 	 u	 n it u u u n n u It	 T
iMU I Channel Select "	 "	 DIG N Comd TBD TBD 2 Bits TOD <1/Day CCS
THU 2 Channel' Select ' ^ 	 a	 ,^ a tt n n ,r ,t ,^ r,	 ^._
THU I Pod An91e
u	 u	 u u n u n 7 Bits " " GNrD	 a
TMY.. 2 [.,-.d Angle u	 n	 u n ,r a rr ,t a rt u
(3) .TMO 1 'Engr Data Rate
,r	
u a r^ rr If Bits 11 4,132 Min "
(3) TAU 2 Bngr O:ata Rate rl	 ,t	 ,r u u n It if It
it it	 .
(3) THUS	 l Science Data Rate a	 tr	 n ,r IF n u 12 Bits u u
3) TNU 2 Science Data Rate ,r tr tr it a u tt „	 -
2) X»Band.Iso SW Reverse "	 SWitch	 DI5 " " 28V NA NA <7164 Miff CCS
i.	 HGA gimbal cWnandslineaisuraments are shown in structures and mechanisms
2,. Planetary missions-only f_- —
S	 Attached science payload.onlya planetary missions only
ti
'
f
n
1
-,.-..-r e,-s^ . 	 .--^' ..^.•_—.,"rr	 ......r. ,:-ate=axa
-
^eN^- ..«.Rm.....v..:--r a	 -	
^.-
a
,^F ^ -. -.	 ro	 __'.
Signal Interface : List
Sampling
j
Na. No. or
of Resolu- of Update Si3DJCGS
Signal. Name/Symbol Source`	 Dest. Type CIass	 Wires	 Imped. Voltage tion Wards 'Rate Logic.."
{4) TV FM Xmitter Select, CGS	 Xmitter DDS One	 TBD 28V NA NA TBD CCS
4	 TV FM ?fmitter l On/Off "	 r` rr IF	 ri rr a . a t,
4 ) TV FM Xmitter 2 On/Off 'r	 rr o n	 n n tr rr nii
i(
4) TV Mod EXciter.l 'On/Off
 ..
rr	 Exciter ^r u	 n a e+ rr u
(4) TV Mod Exciter '9 On/off rt	 n r, p	 u it rr
it It
DIG OIS ANALOG
TOTAL
Planetary 8 74 0
Earth ::QWtal 4 13 0
* 4 	 Earth Orbital missions only
if
j
Communications Subsystem Signal Interface List (CCS Inputs)
Sampling
No. No. or
of 'Resolu- of Update GND/CCS
Signal Nama/Symbol Source Cest. Type Glass Wires Imped. Voltage tion Words Pate 1;agic
Command/Configuration Verify CCS DIG TM TBD TBD TBD 8 Bits NA {1/64 Min NA
TMU 1 Dsc Temp TMU. " A Control Two n 0.1% it
TMU 2 Osc Temp	 ^
it „
A t1 ,t tr n a n n u
TMU 1 Subcarr:ier 1 Level. A TM ," ,r rr 1% n n it
7MU 2 Subcarrier i Level „ ,t A It n n It IF It it It
TMU I Subcarrier 2 Level 'I tt A n tr rt a tt It tl
TMU 2 Subcarrier 2 Level A tr - It ,t It u It ,t
S-Band Exciter #1 Current Exciter " A. Control " " tt a^ n ,r u
S^-Band Exciter #2 Current ,^ ,r A ,t n n u , ,t „ tt	
.
S:-Band Exciter #1 Output Level It A. n n u t, a tt u u
S-Band Exciter 12 Output Level t' n A tt a
tt ,t „ n u n
S-Band TWTA I Current TWTA "' A 'r tt ,t tt n r' <1132 Min
^
- 4	 *
 !-Band: TWTA 2 Current a ,r A a n- n ,t a u n	 - !E
S^Band TWTA,
	 Temp n n A „ It ,r
It a „
<1/64 Min It
S=Band 'TWTA ti.Temp	 _ u n R n n n n u it n n
S. -Band TWTA I Output Level IF it A It It IF It it It <1132 Min "
S-Band TW.TA:.2 Output Levi i It It A It It It n u u ^t t,
* X-Band 'TWTA 1 Current. ti n A n it u u I+ n ,^ n
V.8and TWTA 2 Current tt n A ti u it It tt „ It.
* X-Band TWTA l Temp n tt A t, It it it It -tr {1/64 Min ,t
X^Band TWTA 2 Temp I t n A tr t1 a ,t It a ,t	 _ n
X•-Band 7WTA.1 Output: Level ,r A u n It it It It t1/32 Min
X-Band TWTA 2 Output Level ,r ,r A . it n u u at it It ,r
^r
 X-Sand Dscillatol Temp QSC 't A TM a It is n It 'iBD a
*PlanetarY`missions. only •
LN.—
uSignal Interface List
sampling.
No. No. or
' .. Of Resolu- of Update G.NDICCS
Signal Name/Symbol Source Dest. Type Class Wires Imped. Voltage Lion Words Rate Logic
Receiver .l Current Receiver• CCS A Control Two TBD TBD 3% NA 4/32 Mtn NA -.
Receiver: 2' Current
,, t, A 11
11 11 u u u , 1t
Receiver . . Temp It. tt A 1t it	 .,t It
11 11 nn MinCI 1 6M it
	
-
Receiver 2 Temp 1t u A
it n 01 it It u a t1
R.ecEiver'.1 AGC Level tl
:
nIE
A
ll it	 - n Ip " -1132 Min "
E	 Receiver 2 AGC Level u- u A I If
'	 ReceiVer l Static Phase Error 11 It A '^M
11 11 t
3%
a :1 ,t i
Receiver 2 Static Phase Error
€
1,. ar
n
it n „ It It It
[	 ** TV FM Exciter l Current Exciter 11 A Control tl 1C Tr tl It 	
. <l 6! 4 Min It
f	 ** TV FM Exciter Z Current n u A rt n rr
It n it u- u
** TV FM Exciter 1 Output Level 11 ,1 A t1 It II lr' If It
11 11
t	 ** TV FM Exciter 2 . Output Level u !, A rl u d If u. rt u n.p
** TV FM Xmitter I current Xmitter " q 11 1t [1 it a tt -132 Alin/ ,t .—...•
co
	
** TM FM Xmitter 2 Current q u t1 tt ^, r 11 11 It
f* TV FM Xmitter 1 Tettip " 11 A
^,
-1164 Min
f	 *	 TV , W Xmi tier 2 Temp ,1 .1 A „ 11 91
11 tt n tt	 ,
.** TV FM Xmitter 1 Du#put. Level n n A 1t n
u It a 1t
-7	 ./ 32 Min "
I
^
** .TV FM Xmitter '2 Output Level ,1 11 A
ca€r^and.Decoder A Uutput Decoder 11 DIG 11 TBD
it It	
^. NA ^'^l'7k -As Req 1 d
to
#
Cotrinand .decoder s output $9 :' DIG 11 ,1 ,1 11 , 1 *** ,1 ,,
DIG DIS ANALOG
TOTAL
Planetary .3 0 31
E Earth Or6i#aI.
-
3 0 26 4
4
**>arth.06ital missions only x
***P.us^6er;of command words varies with:the particular command
-_:..
	
_..._____	
.,y^.^;--.	 -...^-. 	 ,. mm ...n.^	 r„^-...•-:+-n—^^...^, ,. _ ^-^r +u-='.	 ter..
x
I4
ICCS:SignaT.Interface List (Oot.0 )*
Sampling:
No. No, or
of Resoiu-. of Update &CAD/CCS
Si gnal Name/Symbol Source Dest. Type Class	 Wir-s	 Imped. Voltage tion Wards Rate Logic	 a
Attitude Error Command
Pitch CCS TM Only ' DIG N Comd	 NA	 NA NA 0.35" One 1/Min CCS
(TM only)`	 .
ERo17 11
a
11
11	 11 n n u u u
-tYaw' II rl 11. 11	 q	 u 11 n n li
i^
Translation Command ^.
f x tt 11 It 11il	 ifto fl ,I t! 11 ,I
E ,.kl ...
11
It
i! 11	 11	 It 11 it 11 11
11 F
[	 1 __ 4-Z It II 11 ,I	 , 11	 11 11 11 16 it	 '
,
11
DIG DIS	 ANALOG
TOTAL
Planetary 3 D	 D
-
Earth Orbital 6 0	 D
*These :signals are for TM only. The actual gimbal and RCS valve commands are shown in MG. list. -
4 **Earth Orbital missions only
r
I
^
Tape Recorder Signal Interface U st. (CCS Output)
No. Ho,
of Resolu— of
Signal . .Name/Symbol. Source	 Dest. Type Class Wires Imped. Voltage tion Words
Tape Recorder 7 Pwr On CCS -Recorder. DIS N Comd One TBD 28V NA NA
Tape Recorder 2 Pwr On
Tape:Recorder I : Standby/Stop u „ it r^q
it
,^
,t
rr
n	 Or
t,
rr
,
ro
,rTape .Recorder 2' `Standby/Stop n u ,r
1:Tape 'Recorder	 Record " " " . t ,t rr It
tr ,r
Tape Recorder 2 Record t' it ,r tr
,r
Tape Recorder I ,Playback rr rr a ,r 11 ,, 3
p	 Tape Recorder 2 Playback. " " ' t ,, t, ,r „ ° it
Tape Recorder 1: Rewind ,r ,t n a u tr 11
p	 etarder 2 RewindTa e  R'
Tape  Recorder I . Pwr Off r, n ,t
,rTape Recorder 2 .Rwr Off, " „ " " " 31 It
DIG DIS ANALOG
TOTAL 0 12 0
*Ground cormards initiate lst playback Lommand, CCS control s.. subsequent commands until all data is telemetered.
**.Planetary missions only
***Earth Orbital inissions only
Sampling
or
Update	 GND/CCS
Rate	 Logic
Once	 GN'J
n	 It
2/Hour	 CCS
It
	
u
q	 tt
2/Hr for	 *GHDICCS
'8 HR/WK
,r	 It
**i/Week	 GND
***1/Daytt	 n
Once	 CCS
tt 	 a
's
ii
tTape Recorder Signal Interface Last {GCS Input}
Sampling
No. No. or
of Resolu- of Update GNDICCS
Signal Name/Symbol Source Dest. Type Class Wires Imped. Voltage tian Words .Rate Logic E
:Tape Rec I Servo Phase Recorder CCS A Tip Two TBR TBD 1% NA 2/Hour NA
Tape Rec. 2 Servo Phase n u A u it a tr it u n u
Tape Rec I Bnd of Tapp tr
^^
DIs* Control One „ n	 / nA tr 1/50 DAYS „
Tape'.Rec Z End of Tape ^r ,r rr ,r tr it ti
Tape Rec 1r:Beginning of Tape u a u	 *' at it n a n u u it
Tape Rec 2`Beginning.of Tape It	 * it n ,t tt „ it It u ^^
N.	 rape Rec 7 Temp
,t n A ,^ Two ,r a D.3% " I/Min it
 Tape Rea 2 Temp '^ n A t. n ,t n tr It It it
DIG DIS ANALOG
TOTAL D 4 4
*Logical V P-P
-	
—	
—
Aj-
r
{1
Solar" Array . Subsys.tm Signal Interface List (ACS outputs} Sampling
No. No. or .-_^--
of Resoiu- of Update GND/CCS
:Signal Name/Symbol. Source nest. Type Class Wires Imped, Voltage -tion Words Rate Logic	 '.
SA A Containment Lid Released . US SA DTs Cr Comd Cne lOK n 28V NA VA Once. GHD
SA B Containment Lid Released
SA A Extend. a u DIS tr
u „ u NA " X40/^ii.ssion "
SA B E7Cteqd „ n u n a u ,e a It rr	
r---^..
.`SA A Retract it It It 11 10
31 it 11-
SA BRef; act It :, ^r ,r it it
SA A Partial Retract/Extend " " ;' ^^ ^^ ^^ ,^ ,r 11 It n
SA 6 Partial Retract/Extend' " ° i
f
,r , n r, u : ,r n u
A Reconfigurery SA n SA a r, u u
„ ;i ,r Once !1
v	 SA. B Recorifi.gure
^^
. r ,^ „ If r, „ ,r It
SA A Rotate
. CCFI Drive. DIG " 8 Bits Cnrz I/Sec CCs*
SA B .Rotate CCF1 a rr u a n „ a u u ,i
SA A Rotate CF[ n ,r n u ,^ n u u n p
SR B Rotate CFI " a ii u n u u n „ u n
DIG DIS ANALOG
TOTAL 4 10 0
*Based on '(I) closeUloop control using sun sensor and (2) temperature bias on inbound missions.
^^ -.- - --•.^^	 ^-^^^ 	 t'•^'^'+	 ...
	 (--._!	 r--__.. ^. — _ f ^.--.. _  _	 ^—...._. —, _	 rte••—^ ^'°"'.^
a
I
Solar Array Subsystem Signal Interface List (CCS Inputs) Sampling
No. No. {
of Resolu- of Update GNDICCS
Signal Hame/Symbol.	 Source Dest. Type Class Wires Imped. Voltage tion Words Rate Logic i
SA A Secured	 SA Wing CCS DIS Control Oris 1OK n 5V NA NA 1/Sec NA
SA B Secured	 r, rr n re a
s, „ a U u u
SA A Not Secured	 " ° u
u n
,
,r
ft
,r
p
t,
It
,t
It.
a
t.
:- -:^ I,.SA . 8 Not Secured 11 I[ tl R
SA A Contaigment Lld Not Released	 " " " ^ ^ „ 28V it it
It
SA; B .Containment Lid Not Released	 "^ r, u n n a u I ,r 11	 : tr
SA 'A Fully Depl oyed	 „ " " Control t, ,r 5V ^,u pp
u:
rt
tr
u
SA. B. Fully Deployed	 a r. a ,r n u
,,
SA A Parti al ly Deployed.	 tt u a a It n It It It i, it
+^SA B Partially Deployed	 i' tr 1 t „
i tSA A Retracted r r
,,
,t
u
,^
n
tt
u
u
u
n
,t
ar
,r
a
'n
it
tr
,r
to
SA B Retracted
(1' SA A- Temp	 It A 41)* " 'Three "• 0-5V 5% 'rat
tr
n
It
It
(1' SA' B Temp v u A 41)* rr r, u n u
(2) SA A Voltage	 u
^t
n
It
n^ fl *
*
tt
u
Tito
n
tt
u
,t
a
lz
1%
,r ► ^ ,r
(	 ?' SA. B Voltage A 4l J
2) SA A Current
	
,t t, A(41 *
A (41.1*
n t. t, „ t, r,
rt
,r
i,
to
n
^2) SA B Current " " ,t n
u ,r
SA A Orientation Pos	 Drive CCS A Control Four 20K n 0-•5V 3% NA 11Sec.. NA -r --
SA B Orientation: Pas	 i, " i u n ,^ a u n y, n
DIG* DIS ANALOG
TOTAL 2 12 2
l	 Temp monitoring by CCS for biasing SA angle on inbound mission.
2	 For use in peak.power tracking.
*Assume local AJD.and multiplexing at SA resulting in l serial digital signal supplied to CCS from each solar wing.
r
g
^}
"..^^-
_	 .- _ f	 .' ^	 ._-_	 ..._ _._	 _.	 -  _. .._._ -_	 -	 .,	 _	 - _	 .. ..._. _..	 ._	 ..	 _, .. .. -__^	 ^--.r	 -.	 -„ .....
^,	
^	 f	 "•r+.tea-.	 •»i.....,...-^v	 +.+-..+-^.
CCs S&K DIS* Cr Comd One 560 n `28Y NA NA 1;.o/.Sec CCS
it it It 11 11
11 -	 II 11 II 11 -	 ,1 It II 11 11 It
It 11 11 II It 'tl
if II it 11 r
11 to 11 11 It II 11 -11. Is 11 11
It
if 11 II 11 it tl It 11 q It
It 11 11 11 11 It tl- s, 1, II ft
31 II 11 It II 11 It It 11 II 11
II 'IT 1[ U It 11 11 It -	 It. 31 it
• ,I 11 1, It is it It 11 IN it It
II It. 11 11 11 }1 11 It YI I! 7t
It It II It II 11 TI 14
41	 - 11 it 11 It 11 I1 ,I It 11
11
if 11. II U It R 11 -It. It it It
1 1 - ,,,. „ ,t 11 It It It 11 11 _	 11
It .. II fl It t1• 11 it At
if 11. ,I
t1 n DIG it TBD YBD- 7BD TBD TE 0 As.-Reg1d
it
	 .
it it I1 It	 - it 11 if IN it II It
if
'r DIS* " One 560 n 28V NA NA l0/Sec 'GND
II' it 11 N 11 11 If it If .n It
tt it 11 I1 it -	 It It It ]r It I,
It -	 11 It	 - tt It It ',< 11 It TI
11 . It DIS tl to
It -	 if I!
II it II 11 q to No 11 tl 11
11
Structures and Mechanisms Signal Interface List (CCS Outputs) Sampling
No.	 No.	 or
of	 Resole- of	 Update	 GNDICCS
Signal Name/Symbol 	 source	 Dest,	 Type	 Class	 Wires	 Imped. Voltage tion	 Words Rate	 Lagic
Truss Attach Pyro :A Fire.
Truss Attach Pyro B Fire
TPLiss Rotate Pyro.A
Truss Rotate Pyro a
Base Support Pyro A Fire
Base. Support Pyro: B Fire
** HGA Pyro A Fire
** HGA Pyro .B Fire
Antenna Boom Attach Pyro A Fire
Antenna..600m Attach Pyro B Fire
SA 'Pkg Deploy Pyro ; A Fire
SA Pkg.Deploy Pyro.B Fire
p.	 Sunshade Release Pyro A Fire
Sunshade Release Pyro B Fire
Thruster Release Pyro.A Fire
Thruster Release Pyro B Fire
** HGA Clock Angle
** HGA Cont Angle .
Payload Release Pyro A Fire
Payload . Release Pyro B Fire
** . i ;Pkg/Boom Pyro A Fire
** Sci Pkg/.Boom Pyra B.Fire
Retract SA Pkg A
** Retract SA Pkg B :'
*50 - : 100 ms p!tlse
**Planetary missib.ns only
***.Earth Orbital Missions only
fS,,.
L.
Signal Interface List
Sampling
No. No. or
of Resolute of Update GND/CCS
Signal.: Han, e/Symbol	 Source Dest. Type CIass Wires Imped.	 Voltage	 Lion Words Rate Logic
**	 Docking Mechanism. 	 CCS S&M DIS Cr Coed One 560 n	 28V	 NA NA 10/Sec GND
** Do.ckin
	
Mechanism.: Release .
	
" u it a ^^ it	 91	 It It u ^^
* Miscelianeous (NO)	 " " DIS(50) " " I /Sec
DIG DIS ANALOG
TOTAL -
Planetary 2 70 O ,.
w.	 Earth .O bitaI 0 70 O
cry:
*Not spec;Iically defined at this time.
***Earth Orbital missions only
l	
_
w
Signal Name/Symbol.
	
Source
	
Best.
Truss Attach Pyro A:Fired S&M. CCS
Truss Attaeh :Pyro B Fixed
Truss`Rotate Limit A
Trass Rotate Limit B':
**:HGA Clock.Angle I: it
**.HGA Cone:Angle It 13	 1
.SA Pkg Deploy Pyro.A .Fired "
SA Pkg Deploy 'Pyro B'Fired ,1 11
SA Pkg A Deployed „ t1	 t
SA Pkg B Deployed tl it	 I
SA Pkg A stowed It of'
*:SA Pkg B Stowed ft `
Sunshade Release Pyro A Fired
Sunshade Release Pyro B Fired
Sunshade.geploy'Verify
Thruster Release Pyro A Fired
Thruster Release Pyro B Fired. 31_
Thruster/Actuator Released 11
** Sci Pkg/Boom Pyro A.Fired n „	 1
** Sci Pkg/Boom Pyro B Fired n 11	 t
** Sci Pkg Stowed q	 '
* Docking Latch Verify A If 11	 i
*:.pocking Latch Verify B II 11	 1
*Earth Orbital Miss-ons only
**Planetary mission.unly
[V
of	 Resolu-	 of	 Update	 GND/CCS,
Type	 Class	 Mres	 Imped.	 Voltage	 ton	 Words	 Rate	 Logic j
DIS	 Cr Comd	 One	 TBD	 5V	 NA	 NA	 l/Min	 NA	 j
1	 It	 II	 if	 I!'	 II	 ti	 it	 it	 i
t 31	 to	 11	 to	 11	 It	 ,t
I	 11	 11	 t1	 13	 Il	 1t	 II	 II
DIG	 If	 "	 "	 "	 0.1%	 TBD	 It	 It1	 It	 11	 1t	 it	 it	 II	 II	 -	 II
is	 It	 II	 !t	 t,	 it	 t 	 -0i	 11
It	 11	 11	 11	 ,I	 II	 '71	 t1
1.	 11	 t1	 to	 II	 11	 -	 It	 11	 It	 .	 .
1 If	 11	 It	 11	 11	 U	 if	 it
1	 -	 t 
	 II	 It	 It	 it	 -
	
to 	 It	 •	 .11
It	 II	 11	 it
	
II	 11	 71	 t1
I	 11	 li	 11	 II	 II	 II	 tl	 11
l	 11	 p	 11	 II	 11	 It	 II	 It
t	 p	 .	 II	 II	 11	 q'	 f[	 11	 tl
1	 I 	 1t	 It	 -	 Il	 1I	 11	 'II	 _	 II	 i	 _
1	 11	 11	 11	 11	 II	 II	 -	 it	 '	 II	 -
,	 II	 II	 ,1	 11	 11	 It	 II	 . it
r
l	 1!	 It	 ,1	 11	 11	 ,r	 11	 fI
t	 tl	 11	 11	 11	 It	 It	 Ir	 .it
It	 .^	 11	 It	 It	 tl	 It	 it
1 it	 11	 11	 It	 it	 11.	 11	 .1t	 e
l	 ',1	 to	 11	 11	 11	 it	 of	 It
}
rSignal. Inter ace List
Ii
sampling s
No. No_ or^—
of Pesolu— of Update GND/CCS
Signal Nave/Symbol Source Best. Type Class Aires Inped. Voltage Lion Words Rate Logic
** HGA Pyro..A Fired S&M ces DI5 Cr Comd TBD TBD 5V 14A NA I/Min NA
HGA Pyro 8 . Fired a ,t n
u !! a tt , n tt tt
* Antenna ::Boon Attach Pyro A Fired !! !t ,! ,= t! ^! u
tt t. !! :t u
** Antenna Boflm Attach Pyro B Fired t, ,t tt t. tt n !! tt tt t, tt_
r
** Antenna'Soun Deploy Veri fy !l O !, t, I, it R p it	 - it tl
Payload Release Pyro A Fired !t n If of r_ It tt !r ^^
Payload Release Pyro B. Fired t! t! tt !! tt R tt tt +t n tt
Base Support Pyro A Fired If It tt st to n to It ,r If to
Base. Support Pyro B Fired if t! It ,! tt ^t 1= IF it tt ,j am
Structural Strain gauges " " A(15) Till
If TBD TBD TBD HA 1/}lour
DIG DI5 ANALOG
TOTALS
Planetary 2 25 15
Earth Orbital C 22 15
1
**Planetary mission anly
i
{
r
rI!p
ice, ....f•.
^^... -.	 r—J.-..	 r—.
	 r,—••— . -.^^	 P"'--^-"	 ^.'^"'.•`-	 ""—^`	 .at"^.^^"'..`^ ^a a i
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Thermal Control Subsystem Signal Interface List
Sampling
{o. No.	 or ?
U p 	 Resolu•- of	 Update GND/CCS
Signal Name/Symbol Source	 Dest.	 Type	 Class	 Wires.	 Imped.	 Voltage	 tion Words	 Rate Logic
There are 43 to 46 heaters onboard SIPS. 	 ONIOFF sequencing of these heaters is normally by thermostat control.. 	 Ground override commands are
provided for contingency.	 These commands and temperature measLrements appear in the particular subsystem that they are associated with. Potential
heaters exist for the following:.
Hg Feedline Heaters
Thruster Feedline Heaters j
RCS Thruster Heaters d{
RCS Line Heaters , j
Sun Sensor Heaters
If
Star Tracker Heaters
p *TV Camera Heaters
*Laser Radar Heaters -_-
Battery Heaters
DIG	 DIS	 ANALOG
TOTALS D	 p	 a
*Earth Orbital missions only
r
,
r
^E
l^
h
MSignal Interface List (CCS Outputs)()
_. Sampling
No.. No. or
of Resolu- of Update CNDICCS
Signal tlamefSymbol Source Dest. Type Class Aires Imped.	 Voltage	 tion Fords Rate Logic
Umbilical A On/Off CCS PDS OIS(l) Cr Cor,d One 560 n 28V NA NA 1/Min GNID.
Umbilical B On/Off Ir ,1 Ir 11. If „ it 41 a ,1 It i
Re ula-tor A On10ff " " 11 ,1 ,1 1, u q n ,1 CGS
Regulator B On/Off ^, ^^
11 v 11 11 n tl 11 n u
Regulator Standby.On/Off If fl 11 a r, n >, 11
Converter On/Off rl n 11
1, .1 n it It i
converter Standby On/Off if ,1 If if 1, 11 11 It
if Ir
-	 InverterA 'On/off
is it 71 N 11	 _
Inverter B- 'OhIOff-	 - - II p ,1 tl If
11 rl it 11 Il 11	 •	 -
Battery Charge A On/O-ff 11 tl „ If if 11 ,1 If 11
Battery Charg-3 B On/Off '^ '^ „ w u it 1. Ir a ,r „
Battery Charge A Ni/Low " 1^ 11 11 11 ,1 O 11 ,1 11 it	 -	 --
- ^	 Battery Charge B i i/Low , 1 1t q ,t 7! ' ,1 1t u 11 11 ,r
Low Volt Cutoff A On/C.7cn.	 ' "
11 1, It 11 11 11 11 t1 I/Min CGS
LOW Volt Cutoff B On/Off „ Ir a 11 Ir 11 u a n u I,.
Safe/Arm A	 /Off. " Ir
R 11 .1 11 d 11 IO/Sec
/
On
Safe/Arm B On/Offs
Ir. dl	 - Ir 11 II II 11 EI 1[ 11 '` Ir
{?''^"
-	
Keep A1.1. Ve^:0.Oly On /Off tF 71 ,[ 11 p II ^, q 11 l/Min 1r
'PPU -Converter On/ Off'  . ^I 11	 , 11 ,1 11 91	 .	 _ tl q 11 tl 91
biG DIS. ANALOG
I
70TAL 0 18 0
C77 L.^.-..wr•.rww.,^.': i...
PDS. Si gnal.Interface List (CCS Inputs).
Sampling
No. No. or
of Resolu- of Update GND/CCS
Signal Dame/Symbol Source Dest. Type Class Wires Imped. Voltage tion . Words Rate Logic
Umbilical A OdOff PUS CCS DIS Control One TBD 2BV 'NA NA 1/Min NAUmbilical B.On/Off n u „ u I1 11
Regulator A On/Off 11. n n It it n t1 It It n It
Regulator B- an/Off 11	 - It 11 11 is It 11 It 11 t1 It
Regulator Standby, On/Off " , t 11 ,1 „ Ir 11 .11 11 it ,1
Converter On/Off " 1r r+ It 11 11 It It 11 It ,1
Converter Standby On/Off a r, 11 ,t I, ,1 a 11 11 II 11
Inverter A anjOff is u ,t 1, u n it 11
Inverter B On/afi 1r tr Ir 4 is u n u 11 0 11
Battery .Charge A On/Off ° st 11 n n tt 1, It a u . 31
Battery Charge B On/Dff " " 11 ,r a u I, a tI I,. n
w	 Battery Charge A Hi/Loot a 1r „ ,r q u tt u n 11 11
Battery Charge B Hi /Lt 4 at 11 11 it I, If 11 u 11 It It
Low Volt Cutoff A On/Off , 1 t1 tt a 11 it a It It to It
Low Volt Cutoff . B .On/Off tl 11 11 Il II 1! Ir II t! II II	 1
SafejArm A On/
)
off r' ,1 1r 11 tt I, tt tI 1O/sea
-	 -	 fe/Ar
	
B U l	 ff	 -	 - It tf rt ,1 1t a ,1 11
,t
1''
t!
keep Alive Only On/Off t^ a 1t a 1r u n n 1t 1/Min . n,
- -	 PPU Converter- On/Off - it It 11 11 11 11 11 It 7i 11 11
$A Wing A Current It 11 A Control Two TBD TBD 1% 11 TBD
SA Ming B Current ,t ,t A 11 u u n u a It 1t	 ,	 t
Power Cond Curren` a 11 A
SA - Voltage A. 11 ,) 11 11 It _	 11 11 11	 -4Converter Output Current t° 11 A II tI ,t 11 r1 a 11 it
Converit.. e 	 -Standby. Current II	 ^	 _ It A 11 p 11 tt It If 11 11 .
DC Bus Voltage a r1 A a ,1 1I II u n ,I II
i^
._.^.^	 ^^^.-•^-^.Ati'::'-.'::^y.+-",.ses.-,^.°T.-C..
	
-.y!...-'•'
....
	 -	 ._.	
-^.._	 ..	 ".....	 '.	 ..-
r.`x...•ri....n^-.+^ttrtr.-t-^r.'^.:w"+-.r r_^7'iitr,^..- -^.wrn.^+.+n":+s.-me.:-^+e+^3+nyr.nvn..mp. - :t!r-n—.'.a..^s+- -	
_.. r	 - 	 -.:-_- -. r+• rrrr.. ^-.	 .. .^ -vrrr=r^^+-t--r ...	 .__
Signal Interface List
Sampling
No. ho. or
of Resolu- of Update G?iD/CCS
Signal Name/Symbol Source Best. Type Class Mires Imped. Voltage tion Words hate logic
Battery Bus A Voltage PBS CCS A Control Two TBD TBD 1% NA TBD NA
Battery Bus B Voltage ° n A ^^
n „ n n n r, It
Battery Cell Al Voltage n n
n ,r n u u u „ u n
Battery Cell A2 Voltage n
Battery Cell A3 Voltage " rr ^ ^
,r „ n n n rr n
Battery Cell A4 Voltage " ° < <^ ,r ^^
n n „ n n
Battery A Watthours n „
„ n u
n n
"
TBD ,r
,r
a
a
n
n
Battery B Watthours
n n r, u u rr TBD
Battery A Current " " " „ " " 1%
Battery B Current
Battery Cell B1 Voltage
„ n n n n n ,r n n „ n
„ 
Battery Cell B2 Voltage.
Battery Cell B3 Voltage
n n a n u n
Battery Cell B4 Vol tage u
u u n
AG Bus A Voltage u n
n u a n n 2% u u n
n
AC Bus B Voltage
„ R n n n n n u n n
AC Bus A Current ,r u n n n n n nn
,r n
to
rr
AC Bus B Current "
Battery A Temp " " "
n
°
n
"
n
n
sr
n
n
1%
n
a
n
rr
n
a
n
Battery B Temp n n
DIG DIS ANALOG
TOTAL O 19 27
------.
	
__..
ii
Attached Science Package (Typical) Signal Interface list (CCS Outputs)*
i
Sampling
No. Ha. or
of Resolu- of Update GND/CCS	 i
Signal Name/Symbol	 Source	 Dest.	 'type	 Class Wires Imped. Voltage tion Words Rate logic
Scan Pltf Control:
Arm Deploy	 CCS PItf	 DIS	 TBD One TBO TBD NA KA Once GND
Deploy
	
11 It	 11	 11 11 IT 17 IN It 11 11
Remove Cover	 It t7	 P	 11 11 It It It 11 11 It
-	 Scan Control Ons
	
11 II	 11	 11 n IN 11 11 P (, tl
Scan Control Off
	
IT n	 11	 91 11	 , 11 n n 11 11 tl
Cone Slew ". sitive 	 11 n	 IN	 IN 1, it IT n 1/Sec CCS	 1
el
	 N	 t'	 u
n	 n	 n n n n u t1 1e nCone ek ega eve
Clock Slew Positive
Clock Slew Negative
Fast Slew Rate
>	 Slow Slew Rate
M	 Narrow-Angle TV :**
Start Frame
Start Scan
Calibrate
Data Read
Filter Wheel Advance
Beam Current Step
Exposure
Power On/Off,
*Planetary missions only
**Not on Out-of-Ecliptic mission
to 11 It it M to 11 It ,1 11
11 n n it 11 1! tl It 11 I1 !I
u 11 to n u 1, It u n 1/10 sec n
It It It 11 11 It it t1 11 it
n
CCS TV DES to One IN It 11 NA 1/42 Sec CGSn	 •^
n 1t DIS 11 11
IT
n 11 n 1
" DIG t1 TBD It to it 4 Bits i/Hour GND
It DIS 11 One IN 11 NA 1142 Sec CCS
IN tl DIG 11 TBD to tl t1 , ^Bi is n n
It 11 q p ,1 to IE n 4 Bits 11 it
u IT n 11 ,1 It n a 6 Bi is n 11
I1 11
DIS
11 One Ii q tl NA C1 /Hour GND
f--!	
v ""'• ,'	
yam.-^...
 ^	
^'^''`j	
^^-3 ^ ^ l-.-^
w
4I
Signal Interface List
Sampling
• No. No. or
of Resolu- of Update GND/CCS
Signal Name/Symbol Source Dest. Type CIass Wires Imped. Voltage tion Words Rate Logic
TR Radiometer:**
Power On/Off CCS Radiom DIS TBD One TBD TBD NA NA <110ay GND
Mirror Advance " " DIG It TBD " " 2 Bits i/Sec CCS
Channel Select " " " "
of
"
it
" 4 Bits 1/8 Sec
Gain Step " " " " " " " " 4 Bits I/Hour
UV Spectrometer :**(b)
Power On/Off GCS Spect DIS One NA <i/Day GND
Calibrate On/Off " " " " " " " " NA 1/Hour it
Reset Mux ,r rr n „ If a It it 14A 1 /Sec CCS
Channel Select " " DIG " TBD " " 4 Bits 1/10 Sec
Plasma Analyzer:
Power On/Off CCS ANAL DIS One " NA Once GND
High Volt On/Off
it it n to to u n n It it o
Channel Sweep Start " " 11 It
If it
"
it to/Sec CCs
Ion/Neutral Mass Spectrometer :**
Power On/Off CCS Spect DIS One " " NA once G11D
Ion Spectrum Scan " " " "
It 13 11
" 1/Sec CCS
Neutral Spectrum Scan " it
if 11 it
^^
,r
Gain Step " " DIG " TBD
it
" " 4 Bits iO/Hour
Radar Altimeter:***
Power On/Off Radar DIS One " NA Once CCS	 -
Gain Step v it DIG of One 4 Bits I/dour
it
**tot an Out-of-Ecliptic mission
***Encke Rendezvous mission only
(b)On Out-of-Ecliptic •ission replace by UV Photopolarimeter
fSignal Interface List
Sampling
No. No. or
Of Resolu- of Update GND/CCS
Signal Name/Symbol Source Dest. Type Class Wires Imped. Voltage tion Wards Rate Log ic
Meteoroid Impact Optical:
Power On/Off CCS Sensor DIS TBD One TBD TBD NA NA Once GND i--^--
High Volt On/Off 31 11 01 " " " " i1 It Once
Retarding Pot Anal:.
Power On/Off CCS Anal DIS One " " NA Once
Voltage Step " " DIG " TBD " " " 6 Bits 1/10 Sec CCS
Plasma Wave Detector:
Boom Deploy CCS Detector DIS One NA Once GND
.	 Sampling Rate " " DIG " TBD " " It 3 Bits 1/Hour CCS {
Waveform Capture Start DIS " " NA Once
Elec Dipole Spec Scan " " " " t1 to 11 11 n It to
Search Coil Spec Scan
Loop Antenna Spec Scan
4*	 Waveform Read " " " " " " " " 1/10 Sec
Power On/Off " " " " " " " to 11 Once GND
Magnetometer:
CCS Mag DIS " One 11 11 It NA Once
it
S ias SWi  Pas Advance 11 11 11 " IN if It 11 tl It CCS
Bias Step X it It DIG TBD 11 11 2 Bits 1/Hour CCS
Bias Step Y7 11 1t It 1! 11 P 11 E1 O it 11
-	 Bias Step L 11 It It 1t 11 11 t1 p 11 it It
Boom Deploy DIS One 33 It t1 NA Once GND
Sensor Select JIG " TBD " 2 Bits <llDay
DIG DIS ANAL
TOTAL 16 39 0
i_
i
Attached Science Package (Typical) Signal Interface List (CCS Inputs)*
Sampling
No. No. or
of Resolu- of Update GND/CCS
Signal Name/Symbol Source Dest. Type Class Wires Imped. Voltage tion Words Rate Logic
Scan Pltf Control:
Deployment Armed (2) P1tf CCS DIS 2 Control Two TBD TBD NA NA Once NA
Boom Deployed rt v n	 2^ TM u It u u to It
Cone Angle " DIG Cont TBD 11 0.10 TBD 1 /30 SEC
Clock Angle n rr n "
it it " to n n
Control Pwr On DIS TIM One " NA NA 1/32 Min
Narrow-Angle TV :**
Frame Count TV CCS PIG TM TBD " " Count TBD '/Min to
Drift Rate n " A rr n n a 1.5% NA
Line Count " " DIG It " " Count TBD
Light Level u n A u to n rr 1% NA n u
v	 Filter Position " " DIG TM 11 " Count TBD n
Beam Current " A Two 10 NA 1.Ln
Vidican Temp It n A TM n n n u re a a
Optics Temp
13
A TM " u n to n n "	 -	 -
Camera Id " " DIG Cont TBD " TBD TBD It
P,,,wer On DIS TM One " NA NA 1/32 Min
IR Radiometer:**
Mirror Position Radiom CC5 DIG TM TBD Count TBD 1/30 Sec
Channel No. 13 TM " " 81 Count ° 11 It
Detector Temp 11 to A(2) Four 11 " 0.10 NA 1/Min .
Detector Volt " 11 " Two " n
it it
Power On " It TM One It NA
to Min It
*Planetary missions only
**Not on Out-of-Ecliptic mission
^.-^^^ tr_-_-a	 ^	 E`___ 4"-'^.'	 I	
__	 r-,^—	 i : _-._	 L.^.^ ^__^^.,.1	 is^.^+	 1..-...rte• (.`-^-_• ^^^ t...+ 4 ^^i
ii
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. Signal Interface List
Sampling
No. No. or
of Resolu- of Update GND/CCS
Signal Nacre/Symbol Source Dest. Type Class Wires Imped. Voltage Lion Words Rate Logic
r.
UV Spectrometer :**(b) TM —
Mux Step Spec CCS DIG TM TBD TBD TBD Count 700 1/30 Sec NA
Detector Temp !! !, A  11 Two I1 11 1% NA I! IE
High Voltage n t1 A n II u n 0.1% n a n
Channel " " DIG TM TBD " !' Count TBD
Power On " " DIS TM One " " NA NA 1/4 Min 11
Plasma Analyzer;
Channel Step ANAL " DIG (2) Cont TBD " it Count TBD 1/30 Sec "
High Voltage " A Cont TWO " " 0.1% NA Is "
Power On " DIS TM One T1 NA it Min
ION/Neutral Mass Spect:**
rn Anode Voltage Spect " A TM Two " " 1% NA 1130 Sec
Ioni zati on Voltage II 11 1fA E1 11 i1 it 1.5,0 11 11 to
Gain Step " " DIG TM TBD " " Count TBD 1/2 Min
,
Ion Current " " A Two 11 11 0.1% NA 1/30 Sec it
Power On t1 11 Dig One " " NA 11 1 /32 Min °
Meteoroid Impact ORti cal ;
Voltage Sensor A TM Two „ " 1.5% NA 112 Min 11
Power On 41 IM One NA " 1132 Min r
Retarding Pot Anal:
^V
o
ltage ANAL 11 A TM Two 11 11 1% NA 1 /30 S_c
Negative Ion Current to !1 11 11 II 11 11 11 It 11	 ---
Power On " " DIS TM One " " NA " 1/4 Min 11
Radar Altimeter :***
Power On Radar 11 DIS TM ! 1 !! I1 NPl NA Once
Gain Step it 23 DIG TM " " Count One 1/Hour "	 !
High Voltage 'r " A Control Two 1% NA It
**Not on Out-of-Ecliptic mission
***Encke Re :ldezvous mission only
(b)On Out-of-Ecliptic mission replace by UV Photopriarimeter
i
3
l
SII
1.^
I
Signal Interface Lisa.
Sampling
No. No. or
of Resolu- of Update GND/CCS
Signal Name/Symbol Source Dest. Type Class Wires Imped. Voltage tion Words Rate Logic
Plasma Wave Detector:
Boon Deployed Detector CCS DIS TM One TBD TBD NA HA once 11A
Sampling Rate " " DIG TBD " " Count TBD 114 Min ".
Waveform Capture Stopped DIS It One It NA 1/30 Sec "	 --
Spacecraft Potential n n A It TWO it " 0.1% It " n
DC Magnetic Field " " A It " " 0.1% " 11
Voltage "
13 It n n 1% n It n
Poser On " " DIS TM One " 31 to Min
Magnetometer:
-	 w	 Boon Deployed MAG DIS " one " HA HA once
V
Bias Sol Position DIG(3) Control TBD It It Count TBD 1 /30 Sec
Bias Voltage A(3) TM six It IT NA "
Null Current A(3) " Six
Sensor Select " " DIG " TBD to Count TBD "
Pourer On " DIS TM One " NA NA 1132 Min to
DIG DIS ANALOG
TOTAL 19 18 2.9
X411
;i
r
APPENDIX B
SEPS DETAILED SOFTWARE SIZING
B-i
SEPS PLANETARY FISSION
DETAILED SOFTWARE SIZING
B-2
INSTRUCTIONS DATA TOTAL
r nl%
EXECUTION SPEED
SUBSYSTEM/FUNCTION (16-BITS) (I&BITS) (16-BITS) RATE (KAPS)
EXECUTIVE
Task Management 275 350 625 1/sec 0.28
Interrupt Processor 60 20 80 2/sec 0.12
Discrete Processor 170 80 -+0 I/sec 0.17
I/O Supervisor 120 40 160 1/sec 0.12
Power Up Initialization 190 70 260 N/A ----
Math Utility Routines 300 0 300 1110 sec 0.03
Common Data 0 500 500 NIA ----
PROPULSION
Initialization 126 16 142 l/sec .0.13
PPU/ih aster On/Off Sequence 276 100 376 1/sec 0.28
Performance Monitoring 306 56 362 1/sec 0.31
Thrust Level Control 156 36 192 1/hr = ---
;^	 Configuration/Reconfiguration 204 50 254 1/sec 0.20
w	 Propellant Management 135 15 150 1/hr -----
ATTITUDE CONTROL
Inertial Attitude Reference 342 110 452 1/sec 0.34
Initialization/Reinitialization 55 10 65 1/sec 0.06
Star Tracker Processing 374 70 444 1/min 0.01
Attitude Update 402 240 642 1/min 0.01
TVC/RCS Processing 390 173 563 l/sec 0.39
Solar Array Orientation 100 40 140 1/min ----
Mode Control 150 27 177 1/min ----
rMAY,
I
}I
INSTRUCTIONS DATA TOTAL EXECUTION SPEED
SUBSYSTEM/FUNCTION (16-BITS) (16-BITS) (16-BITS) RATE (KAPS)
GUIDANCE AND NAVIGATION
Midcourse Guidance 0 70 70 1/10 sec ----
Approach Guidance 30 10 40 1/sec 0.03
i
DATA HANDLING
Telemetry Processing 100 592 692 1/sec 0.10
Data Storage Management 40 10 50 l/sec 0.04
COMMUNICATIONS
Antenna Pointing.and Control 149 31 180 1/sec 0.15
Command Processing 1300 374 1674 1/4 sec 0.32
Mode Cr.ntrol 70 10 80 1/min ----
SOLAR ARRAY
Length Control 75 15 90 l/sec 0.08
Peak Power Computation 75 15 90 1/sec 0.07
POWER DISTRIBUTION
Equipment Control 150 200 350 1/sec 0.15
MAX
INSTRUCTIONS DATA TOTAL EXECUTION SPEED
SUBSYSTEM/FUNCTION (16-BITS) (16-BITS) (16-BITS) RATE (KAPS)
MECHANISMS
Antenna Deployment 0 5 5 N/A 0
Jour Array Deployment 0 13 13 N/A 0
Other Mechanisms Seq. 0 17 17 N/A 0
Payload Sequencing 0 20 20 N/A 0
Miscellaneous 0 50 50 N/A 0
THERMAL
i-
NO CCS LOGIC REQUIRED
REDUNDANCY MANAGEMENT
Attitude Control 300 152 452 1/sec 0.30
Guidance and Navigation 0 0 0 0 0
CCS/DHS 735 79 614 1/sec 0.73
u,	 Power Distribution 156 73 229 1/sec 0.16
Communications 51 51 102 1/10 sec ----
Propulsion (SEE PROPULSION SUBSYSTEM SIZING)
SCIENCE PACKAGE
Instrumentation Control 150 50 200 1/10 sec 0.01
TOTAL 1152 4.59
II
i
}
I
1
h 1
^J
j,
(fLk
}
f
Li
i
f
SEPS EARTH ORBITAL EMISSION
DETAILED SOFTWARE SIZING
B-6
i
I:
3
I
4
4
r
sMAX
INSTRUCTIONS DATA TOTAL EXECUTION SBEED
SUBSYSTEM/FUNCTION (16-BITS) (I6-BITS) (16-BITS) RATE (KAPS)
EXECUTIVE
Task Management 275 350 625 1/sec 0.28
Interrupt Processor 60 20 80 2/sec 0.12
Discrete Processor 170 80 250 1/sec 0.17
I/O Supervisor 120 40 160 1/sec 0.12
Power Up Initialization 190 70 260 N/A ----
Math Utility Routines 300 0 300 1/10 sec 0.03
Common Data 0 500 500 N/A ----
PROPULSION
Initialization 126 16 142 1/sec 0.13
PPU/Thruster On/Off Sequence 276 100 376 1/sec 0.28
Performance Monitoring 306 56 362 1/sec 0.31
Thrust Level Control 156 36 192 I/hr ----
^,	 Configuration/Reconfiguration 204 50 254 1/sec 0.20
Propellant Mai: ,3gement 135 15 150 I/hr ----
ATTITUOE CONTROL
Inertial Attitude Reference 342 110 452 I/sec 0.34
Initialization/Reinitialization 55 10 65 1/sec 0.06
Star Tracker Processing 374 220 594 1/min 0.01
Attitude Update 402 240 642 I/min 0.01
TVC/RCS Processing 430 188 618 I/sec 0.43
Solar Array Orientation 100 40 140 1/min ----
Mode Control 150 27 177 I/mn ----
GMAX
INSTRUCTIONS DATA TOTAL EXECUTION SPEED
SUBSYSTEM/FUNCTION (I6-BITS) (16-BITS) (16-BITS) RATE (KAPS)
GUIDANCE AND NAVIGATION
LOW-AUTONOMY-BASELINE
Mid-course Guidance 275 50 325 1/10 sec 0.03	 ---
State Propagation 900 100 1000 I/sec 0.90
Sun Direction Determination 240 27 267 1/min ----
Navigation !Update 0 0 0 ---- ----
Target State Propagation 150 20 170 1/min ----
Laser Radar Processing 65 35 100 I/sec 0.06
Rendezvous Guidance 150 35 185 I/sec 0.15	 — —
Mode Control 40 10 50 I/min ----
HIGH-AUTOi10M T-OPTIONAL
Mid-course Guidance 6000 700 6700 1/10 sec 0.60
State Propagation 900 100 1000 1/sec 9,90
Sun Direction Determination 240 27 267 I/min ----
0o	 Navigation Update 1000 500 1500 I/hr ----
Target State Propagation 150 20 170 I/min ----
Laser Radar Processing 400 I10 510 I/sec 0.40
Rendezvous Guidance 600 300 900 I/sec 0.60
Mode Control 40 10 50 I/min ----
DATA HANDLING
Telemetry Processing 100 615 715 I/sec 0.10	 _--
Data Storage Management 40 10 50 1/sec 0.04
{
MAX
i!
I:
L
INSTRUCTIONS DATE TOTAL EXECUTION SPEED_
SUBSYSTEM/FUNCTION (16-BITS) (16-SITS) (16-BITS) RATE (KAPS)
COMMUNICATIONS
i
Low Gain Antenna Switch 14 3 17 N/A ----
Command Processing 980 309 1289 1/4 sec 0.24	 - ---
Mode Control 70 10 80 I/min ----
SOLAR ARRAY
Length Control 75 15 90 1/sec 0.08
Peak Power Computation 75 15 90 l/sec 0.07
POWER DISTRIBUTION -
Equipment Control 150 200 350 I/sec 0.15
MECHANISMS
Solar Array Deployment 0 13 13 N/A 0
Other Mechanisms Sequencing 0 17 I7 N/A 0
Payload Sequencing 0 20 20 NIA 0
Miscellaneous 0 75 75 N/A 0
THERMAL
NO CCS LOGIC REQUIRED
SUBSYSTEM/FUNCTION
REDUNDANCY MANAGEMENT
Attitude Control
Guidance and Navigation
CCS/DAIS
Power Distribution
Communications
Propulsion
TOTAL
MAX
INSTRUCTIONS DATA TOTAL EXECUTION SPEED
(16-BITS) (16-BITS) (16--BITS) RATE (KAPS)
300 152 452 1/sec 0.30
100 50 150 1/sec 0.10
(400) (200) (600) (0.40)
735 79 814 1/sec 0:73
166 73 229 11sec 0.16
51 51 102 1/10 sec ----
(SEE PROPULSION SUBSYSTEM SIZING)
12989 5.60
(22439) (7.26)
cn
a
( ) — High-autonomy G&N (optional)
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APPENDIX C
THE FAULT-TOLERANT MEMORY BREADBOARD
i
i.
C-1
F-0	 ^	 .	 +	 '	 y.:-...^,	 L•^ 7
	 L -^i
	 C.:-;^1	 ►mow	 r---"^==a	 r--^--•	 !-=1	 r-.^_"l	 ^—_-_^
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I^}
BIT FAULT6I^:G	 rJ ^'J U L`'J ^,CG ^,ct G 0 `^ l GI r3 (c, L 0^ F r^r V C) V 0
ONE TIME
INSERT
?
y'
BIT IN ERROR	 D kD 0 010 © (C-,) Go	 G G o ©I © C O G	 u
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APPENDIX C
THE FAULT TOLERANT MEMORY BREADBOARD
1j.	
1.0 INTRODUCTION
i	 The fault tolerant memory breadboard design was accomplished under Technical
Directive No. 28, Contract No. NAS8-20899. The design effort included the
system design and LSI chip design for a system to be flight packaged, together
with the design effort for the breadboard which functionally emulates the flight
system. That design was carried through fabrication, checkout and demonstration
to the C.O.R. under this contract number. The F.T.M. 3s the most critical of the
functional elements which have been described in this document as being mandatory
to satisfying the SEPS reliability requirements. Shown in Page C-2 is the Bread-
board Panel Layout which shows the versatility in exercising fault injection and
fault correction. The purpose of the breadboard is to demonstrate the error
,r	 correction and detection capabilities of the system and the fault secure properties
of the logic design. The principles of operation of the breadboard are explained
f	 in a paper entitled A MEMORY SYSTEM DESIGN IMICH CAN TOLERATE MULTIPLE STORAGE
ARRAY FAULTS which is included and forms a part of this appendix.
2.0 PHYSICAL DESCRIPTION
The logic portion of the breadboard is implemented in commercially available TTL
packages. These are mounted on an EECO plane with solderless wrapped interconnections.
Also contained on the plane are receptacles which accept three memory cards each
organized as 8192 X 9 bit arrays. The storage cards contain necessary support drivers
as well as address decoding. The cards are standard IBM commercial technology and
contain the same monolithic LS1 storage chips as will be used in the flight system.
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The EECO plane containing the circuitry is mounted on drawer slides and contained
in an OPTIMA housing. A display and control panel is also mounted rigidly to the
drawer slides. Access to the plane is obtained by sliding the front panel and
plane out of the housing. Access to both the top and the bottom of the plane
and to the front and the back of the control/display panel are thus obtained. Cabling
to the assembly is sufficiently long and flexible that the assembly may be removed
entirely from the housing and still operate.
Three regulated voltage supplies are mounted to the floor of the cabinet. A fan
which circulates cooling air to the plane is mounted on the rear of the drawer.
A suitable opening at the rear of the cabinet provides the air intake and a
perforated top allows venting of the exhaust air.
3.0	 OPERATIONAL DESCRIPTION
The breadboard is priwarily a manually operated system having no associated processor.
Provisions have been included within the design for expansion to a configuration
utilizing the breadboard as a fault tolerant portion of a CPU memory. Under this
expanded version, the CPU would also serve as the system controller via the I/O
interface. The operation of the breadboard is controlled through the mode control
switches whose basid functions will be described.
Reference the Fault--Tolerant Memory Panel Layout
ONLINE-OFFLINE - The online position of this switch is presently inoperable but
would be used to transfer control and data lines to the memory port of the Hybrid
Technology Computer (HTC). In the online position the breadboard would function as
an 8K halfword fault tolerant memory. In the offline position, the switch causes
the breadboard to be under manual control of the other mode switches.
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SINGLE GYCLE--]FREE RUN -- The single cycle position of this switch is the normal 	 E
^	 t
}	 setting. The free run position is provided for debug and causes the breadboard
c
to perform memory cycles continuously at approximately 600 KHz. In the single cycle
i
position, the breadboard will perform one memory cycle each time the START button
is depressed,
C:
START -- Depression of this button causes the breadboard to perform one memory
I
cycle each time it is depressed if in the single cycle mode or initiates the free
t
run mode.
READING and WRITING MEMORY - An of the 8X92 word addresses may be selected bAny
	 Y	 y
setting the desired binary address in a group of thirteen 'BSM ADDRESS' switches.
Binary data to be written into the selected address of memory is determined by the
j setting of a group of eighteen 'WRITE DATA' switches, sixteen data bats, and two
parity bits (odd parity).
I
With the READ/WRITE panel toggle swatch set to write, depression of the start 	 1
i
switch will cause the parity encoded word to be parity checked. If parity is 	 i
incorrect a 'CPU Parity' light comes on and the write cycle is converted -to a read
f
of the same address. If the parit;; :s correct six check bits are generated, checked,
-^	 and stored along with the sixteen data bits in the selected memory address. The
j	 byte parity bits are not stored.
	 I
I	 ^
Read operations are performed by setting the address switches to the binary address
of the selected word, setting the read /write mode control switch to 'READ', and depress- n
It
LN ing the start button. The word from storage is transferred into the SDR and the 	 i	 gg
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Econsistency of the data and check bits is determined in accordance with the error
encoding. Concurrently, byte parity bits are gener6 ted. If the word contains no
errors no error Lights come on. However, if there is an error a single 'bit in
E.f	
error' light will come on at the location of the errant bit. In the event there is
a double error a 'double data' error light will come on sign6ling the condition
i
but there is no indication of the locations of the bits in error, however.
FAULT-INJECTION - Faults can be deliberately injected into the system by means of
i
twenty-two 'BIT FAULTING' three position switches. In the 'OFF' (center) positon no fault
is injected, the '1 ' position causes the corresponding bit location to be stuck-at-1
(s-a-l),and the '0' position causes the corresponding bit location to be stuck--at-0
(s-a-0). Thus none, any, or all bits of a word read can be faulted. This facility
permits system behavior under multiple fault conditions to be readily observed.	
I
In addition to simulating faults in the storage array, faults may be injected into
the translator logic to simulate faults in it. This is done by means of two sixteen
position wheel switches. The zero position of each switch inject,: no faults. The
remaining fifteen positions on each switch inject faults as follows:
Switch Position	 Left Switch
	
Right Switch
0	 No Fault
1	 syndrome I partial
2	 Syndrome 3 partial
3	 Syndrome 5 partial.
4	 Syndrome 2 combined
No Fault
Syndrome 2 partial
Syndrome 4 partial
Syndrome 6 partial
Syndrome 1 combined
u
Ui Refer to Figure 4 of the paper for a description of partial and combined syndromeoutputs, and to Figure 7 of the paper for descriptions of the other signal parts.
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Switch Position	 Left Switch Ripht Switch	 k
5	 Syndrome 4 combined Syndrome 3 combined
1!
6	 Syndrome 6 combined Syndrome 5 combined
I^
7	 Syndrome P combined Syndrome R combined
_i
i
S	 Syndrome Q _,ombined Syndrome S combined
i	
}gl
u _J
9	 PRS Parity T XOR R
10	 Spare Spare
!	 ^
1
11	 Spare Error Analysis RCCO
12	 Spare Error Analysis Parity
!
I 13	 Spare Super Parity
a 14	 Spare Fail Corrector
! 15	 Spare Spare
i
! 11^
With the exception of the right switch position 14 the above fault injection
is done by inverting the signal on the line where the fault is injected. 	 Since the
dynamically self-checking circuitry in the translator has both 0's and I's on
the lines during normal operation, it is necessary to invert whichever value happens
s ` L
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to be present at the time of fault- -injection in order to simulate faulty line values.
IRECONFIGURATION - The breadboard provides for functionally replacing any one of the 
IE twenty-two normal bit planes with a spare bit plane. To be effective tte appropriate
i
correct tr.formation must be written into this spare bit plane.	 The procedure for
{
j. loading good information into the spare is to read each word including the bit from
s the bit plane to be replaced, correcting the error if present with the hardware; then
storing the word at the same address but writing the
^i
correct bit into the spare bit
plane as well as the bit plane being replaced.	 This procedure is done once for each 	 E'
I;
word address, and when all word addresses have been restored, the spare bit plane 	 #
4
i will contain all correct bits. 	 Provision is made in the breadboard for performing	 !i
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this reconfiguration sequence automatically, on all or any selected portion of the
memory by means of the group of reconfiguration control. switches. The CPU/Panel
switch is set to "PANEL'. Three registers must be loaded for reconfiguration selected
by the 'REGISTER SELECT' switch. The word to be set in these registers are set in
the 'RECONFIGURE DATA' switches. All thirteen switches are used for 'WORT} COUNT'
and 'STARTING ADDRESS', but only six (0-5) are needed for 'SPARE ASSIGNMENT'. The
binary number representation is used for word count and starting address. The
spare assignment code is the code utilized in the parity check matrix described in
the paper included in this Appendix. Starting address and spare assignment are
loaded first and word count LAST. The reason for this is that reconfiguration begins
immediately upon loading the word count,
Since there is circuitry in the breadboard for only one spare bit plane, speve
selection is not necessary; however, a pair of register select switches, now ineffective,
are on the panel in the event that multiple (up to four) spares capability should ever
be added.
There is a group of three 'STATUS' lights: 1 14RITE COMPLETE' is lighted after a
write cycle is completed and is turned off when a new cycle is begun. BUSY and
ADVANCE are illuminated while a memory cycle is in process.
A 'DISPLAY SP. ASGN' button causes the light in the 'BIT IN ERROR' row to be
lighted at the position to which the spare bit plane is assigned. The 'DISPLAY
1	 BSM DATA' button, when depressed, causes the 'SDR DATA' row of lights to display
the input to the SDR rather than the contents of the SDR.
Ni	
There are two 'RESETS' buttons. The one labeled 'ERROR LATCHES' resets only the
four error latches. The one labeled 'MASTER' resets the entire system.
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i 4.0	 Conclusions
The original purpose foss the breadboard was to verify the design approach
for the fault tolerant memory system.	 All aspects operate as designed.
a
Faults may be injected	 at will.	 All single bit errors may be detected, 	 i
located,, and corrected.	 All double errors are detected.	 Faults injected
into the translator circuitry are detected on the first operation.	 Partial
17 and total reconfigurations operate as designed, and the original $SM is kept
current along with the assigned spare bit plane. 	 Thus all features of then
.f^
design operate as intended.
r^
r	 ^ ,
The breadboard will be a useful tool in the development of reconfiguration
L'J
strategies.	 The criteria for initiating reconfiguration has not been
determined.	 Clearly, a log of errors encountered - their bit position and
i, address location would be useful for determining system status.	 Reconfiguration
should be deferred until it is determined that there is a syst ,- 	 'c fault in
a bit plane which causes many errors in that bit plane.	 It ha. ,,wen calculated
^p that an average of 92 random errors would be expected in an 8192 word memory 	 I
before a double error was encountered. 	 Thus reconfiguring each time an error
is encountered is not an efficient strategy.
t
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ABSTRACT
The memory portion of an aerospace digital com-
puter is typically much more prone to failure than
the logical/control portion, because of the larger
circuit count. Various approaches for tolerating one
or more memory fa.'Iures have been taken on past and
current aerospace programs -- all dependent on mas-
sive replication to achieve the fault tolerance. The
advent of monolithic random access storage arrays pro-
vides an efficient means of achieving acceptable reli-
ability for the long term (e.g. 3 years) unmaintained
space missions currently being planned. Tne approach
involves encoding the stored words in an error cor-
recting code (ECC) and organizing the storage array
such that likely faults in the storage array manifest
themselves as errors detectable and correctable by
the ECC.
A fault tolerant memory system for aerospace
applications is currently under. development. Salient
features of this system are:
• Storage redundancy at the bit plane level
rather than at the whole array level.
• Completely self-checking, self-testing trans-
lator circuitry which utilizes the normal
data flow to dynamically check the translator
circuitry during normal operation.
• "Lookaside" correction which bypasses the
correction circuitry timing delays if correc-
tion is unnecessary.
• Level merging of the translator data flow
logic to minimize circuit delays.
• Code independent chip designs.
• Spare bit plane reconfiguration switching
which enables up to four spare bit planes to
replace any failed bit plane position.
o Recovery of all lost information from a bit
plane failure by reading each address location,
correcting the bit from failed bit plane if
necessary, and storing the correct bit in the
spare bit plane.
a Tolerance of up to five massive bit plane
failures by virtue of the error correction
code and four spare bit planes.
The storage array is to be comprised of basic
memory modules, developed for the NASA SUMC Computer
program. A breadboard demonstration model of the
system has been assembled. It implements the storage
array with the same storage chips that are used in
the memory module. The translator logic is imple-
mented in commercially available TTL logic. Exten-
sive fault-injection capabilities are incorporated for
verification of the system operation, performing ex-
periments and developing reconfiguration criteria.
I. INTRODUCTION
Background
Memory is not only a critical functional part of
any airborne or spaceborne computational system but is
also a major programmatic concern to each developer
and user. The reasons for this are perhaps obvious;
for most airborne and space applications, a major por-
tion of the cost, power, and weight can be attributed
to memory; depending on the type of technology and
the amount of memory employed, memory systems in the
past have normally contributed between 65% to 851 of
the failure rate of the entire computational system.
Although cheap, low powered, and highly reliable
operational semiconductor memories for airborne and
space applications have been projected for several
years, only recently have they begun to surface as
viable flight options. Dur. I ng the last few years,
discrete improvements in the development of large
scale integrated (1.SI) circuits applicable to the
central processing unit (CPU) have made the ratio of
memory to CPU failure rates even more unbalanced than
it had previously been.
The National Aeronautics and Space Administra-
tion (NASA) has employed fault-tolerant memories for
several years on numerous programs. The Launch
Vehicle Digital Computer (L%W) of the Saturn III/V
program which was developed in the early 1960's re-
quired duplexed memory modules utilizirg parity check-
ing and sense amplifier current monitoring to resolve
conflicts in case of disagreement in the duplexed
pair of modules. This approach reduced the failure
rate of a simplex memory by a factor of approximately
25.
The computational system for the Skyiab/6lpoilo
Telescope Mount (ATM) utilized an entire computer
system backup to the prime to provide the necessary
reliability. The guidance, control, navigation and
data management computational system for Space Shuttle
utilizes both triple modular redundancy (TMR) and
standby spares. Generally, in them e systems massive
redundancy was employed to obtain a small degree of
fault-tolerance at the expense of increaoing complexity,
power, and weight by a factor greater than two. Fu-
ture payloads such as Spacelab, the Large Space Tele-
scope (LST), and Space Tug will undoubtedly require
some form of memory error coding or redundancy because
of either the long unmanned operating periods or the
critical periods of operations where human life is in
jeopardy. The Solar Electric Propulsion Stage (SEPS)
is another application which requires the utilization
of a long life (three years) memory system.
The hardware design and implementation was supported
by NASA Contracts NASB-20899 and NAS8-30749
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In the past, various tochnigdes have been devel-
oped and utilized to provide some degree of memory
failure detection, error correction, and system re-
covery, ranging from simple parity, through more
,sophisticated error coding schemes and organizations.
Some rather sophisticated schemes have been described
in the litevaturel,2,3,4 . Many of the approaches used
in the past such as duplexing and TMs, are extremely
complex from a hardware implementation viewpoint and
can tolerate only a single failure. Auburn University
under contract NAS8-26930 to the Marshall Space Flight
Center is assessing trade-o ffs in such parameters as
reliability, fault tolerance, ecomplexity, power,
weight, and coverage for various schemes 5wl^i.ch have
been proposed. The concept of coverage	 is a very
important parameter in dealing with long life systems.
Features
Some of the salient features of a fault
-tolerant
memory system required for airborne and space applica-
tions are:
• Memory organization to insure independent
failure modes within the system.
• Techniques which yield a high degree of
system coverage.
• Fault- tolerant schemes which can be imple-
mented independent of the technology employed.
• Techniques which are independent of system
application i.e., can be used with either a
simplex or redundant central processing unit.
u High degree of fault-tolerance with minimum
increase in complexity.
o Minimum , impact in memory operating speeds.
The fault-tolerant memory technique presented herein
satisfies many of these features.
The circuitry which implements the error correct-
ing encoding is called a translator because a code-to-
code translation is done an every store and fetch
operation. It is obvious that the translator is in a
very strategic location relative to system operation.
Undetected failures of the translator can invalidate
the information upon which the system operates. For
this reason, the circuitry of the translator is de-
signed to be dynamically self-checking and self-
testing. The self-checking feature detects the
occurrence of any single component failure wherever
it causes an erroneous result. The self - testing
feature insures that every circuit is tented during
normal operation.
This first section lays the foundation for the
necessity of reliable memory systems in future space
missions. The second section is an overall descrip-
tion of the system being implemented. A more de-
t20-led description of the LSI chips and their operat-
ing features together with an illustration of the
dynamic checking is given In Section III. The experi-
mental efforts involved with system verification
and reconfiguration strategy development are covered
in Section IV. Section V gives conclusions and
acknowledgments.
11. MEMORY SYSTEM OVERVIEW
The memory system design to be described has been
Implemented in a breadboard system. The breadboard
has extensive fault injection capabilities. Experi-
ments with the breadboard are currently planned with
the objectiva of determining preferred reconfiguration
crituti.:.
The LSI chip designs are completed. Modules for
packaging the chips were previously designed and are
available. A flight package design of the system is
currently underway--scheduled for completion in 1975
and for prototype b.-ild during 1976.
Fault Tolerant Memory Organization and Operation
Two major features distinguish this memory system
from more conventional memory systems. The first fea-
ture In the organize t
 on of the array into independent
single bit wide planes. Each bit plane has its own
address decoding as well as read /write storage ele-
ments. The second feature is the addition of a unit
called the translator. On store operations the trans-
lator receives information in byte parity encoded form
from devices which utilize the memory and re-encodes
the data with an error correction code for storage.
On read operations the translator checks the consist-
ency of the check and data bits of the word read from
memory. In the event of an error, it locates the
errant bit and inverts it, thus correcting the error.
When o good set of data bits is determined, byte parity
is generated by the translator for transmission to the
requesting unit.
Spare bit planes are incorporated into the system.
The combination of the independent array organization,
the error correction encoding, and the translator
correcting capabilities facilitates sparing at a bit
plane level rather than at the whole array level. In
the event of a bit plane failure, a spare bit plane
may be substituted in the bad bit position. Recovery
is effected Yf reading the successive address locations
in the memory, correcting a bad bit if necessary, and
resto.ing the corrected word in the same address loca-
tio%,, thereby providing good information to the re-
placement spare bit plane.
There are four spare bit planes which enable up
to five massive array failures to be tolerated. The
storage array is comprised of basic memory modules
(HMM's) which were developed f or the NASA NSFC SUMC
computer program. The HMM is organized as an 8K x 1
bit array with on the chip address decoding. There is
at least one STLH for each bit of the storage word.
There would be 22 basic storage modules in an
8K x dl bit main store. Each bit plane would be com-
prised of one B101. For a 16,384 word array each bit
plane would contain two B194 's, etc.
The 22 bit word length in the system being de-
signed is comprised of 16 data bits and 6 check bits
to implement a modified Hamming type single error
correct /double error detect code. Thin code was
chosen because it is efficient in circuitry. it de-
tects all single and double errors and has good
multiple error detecting properties. The choice bf
the Hamming code and the single bit wide independent
array organization are consistent since likely single
failures will be detected and corrected by the code.
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This code would not be effective if the plane width
was greater than one .
 bit because many likely failures
could not be circumvented by the code.
Figure 1 shows the overall organization and
functional partitioning of the system. The bit
planes of the storage Array are shown at the top.
With the exception of the storage array blocks, all
other blocks in Figure 1 represent LSI TTL logic
chips. There are six chip types represented, three
of the types have multiple function usage within the
system.
Basic Translator Oneration
Referring to Figure 2, the basic translator is
partitioned into five major data flow areas: an in-
put multiplexer, a storage data register (SDR),
parity trees, error analysis, and corrector. The SON
is the major working register for the translator.
All data inputs to be stored from external devices are
read into the SDR and all data read from the storage
array is read into the SDR. The Hamming encoded ward
read from main store is validity checked by the
parity circuits (syndromes) and the error analysis
circuits. In the event that there is no error de-
tected, byte parity bits are generated and the ward
is transmitted to the rE,aesting device. In the event
there is a single error indicated by the error
analysis, the syndrome pattern is decoded by the cor-
rector. A correction signal is generated on the ap-
propriate bit in error line to the SDR where the bit
is inverted. The cycle of checking the validity is
repeated and in the event that a correction was
indeed made, the byte parity bits are generated and
the word transmitted with the appropriate signal that
a single error has occurred but was corrected.
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III. ME42ORY SYSTEM%1 1MPLMENTATION FEATURES
The Parity Check Matrix
The translator design and operation follow closely
the principles described in Reference y . The odd
weight Hamming code is structured as described in
Reference 8 . Let us consider first the parity check
matrix of the Hamming code being used shown in Figure
3. There are 16 data bit position columns labeled 1
through 16. There are 6 check bit columns labeled Cl-
C6. Each check bit is generated to give odd parity
over the field consisting of itself and 8 associated
data bits in the same row of the matrix. Thus, Cl
would be generated as O or 1 if data bits 1 through 8
had add or even parity, respectively. Similarly,
cheelt bit 2 would be generated to gi •+e odd parity over
the field consisting of itself and data bits 6 through
13. It should be noted that each column of the parity
chick matrix consists of an odd number of 1's. The
data bit columns have three 1's and the check bit
columns have a single 1. This is the reason the code
is termed an odd weight code.
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Error Detection and Location
On read operations, each of six fields, consist-
ing of eight data bits and an associated check bit,
is checked for odd parity. The parity indication sig-
nals generated for these six 9-bit fields are called
syndromes labeled Sl - 56 in Figure 3. In the event
that one or more syndromes indicate a discrepancy, an
error is flagged. The pattern of the syndromes is
analyzed to determine the type of error and, in the
event of a single error, the syndrome pattern in-
dicates the position of the errant bit.
Each data bit and each check bit has a unique
pattern of 1's in its column. Thus, if data bit 1 was
in error, then syndromes l , , 3, and 4 would indicate
discrepancies. The combination of syndromes (1, 3,
4) uniquely identifying data bit I as the errant bit.
In this way, the syndrome patterns are de_uded to
locate a single bit error.
Another feature of this odd weight code structure
is that when an odd number of syndromes indicate a
discrepancy there is a single correctable error and
when an even number of syndromes indicate a discrep-
ancy there is a double error. If a double error oc-
curs the translator cannot correct the condition_ and
the double error signal is used to disable the correc-
tion function and to alert the system control that the
situation exists. In the parity check matrix there is
a total of nine l's in each row. This determines the
maximum number of inputs to the parity trees which
generate the syndromes.
The parity Trees
The construction of the parity trees used in the
translator augments the self-checking/self-testing
properties of the translator. Figure 4 illustrates
the organization for one of the three parity trees on
a parity chip. There are nine input bits per tree and
each tree is divided into a six bit section and a
three bit section. There is a partial output for the
six bit section of the tree and another for the three
bit section. There is also a combined output which
represents the parity over all nine input bits. The
pair of partial outputs is called the 'morphic' output
of the parity network while the combined output is the
usual logical output.
1 2 3 4	 6 6	 7 8 9
xon I I XOR I I xOR I I xon
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	 I	 IxOR
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FIGURE 4. FUNCTIONAL PARITY TREE REPRESENTATION
The same physical parity tree is used for generat-
ing the check bits on store operations and generating
the syndromes on read operations. Since odd parity is
being used, an error free syndrome f rom the morphic
output is indicated by a 01 or a 10 signal on read
cycles. In the event of a fault within the parity
tree network which results in an erroneous output, only
one leg of the morphic output wit. be effected. There-
fore, single gate failures in these • ircuits propagate
to the output where they may be detected. Thus an odd
parity input to a parity circuit, containing an error
causing fault, will result in a 00 or 11 morphic output.
Of course, an even parity input to a fault-free parity
tree, will also cause the morphic output to be 00 or 11.
The Correction Decoder
The correction decoder illustrated in Figure 5
consists functionally of 27 six input AND gates which
decode each of the 20 combinations of six things taken
three at a time, the six cor'ainations of six things
taken one at a time, and tht single combination of
none of six. The outputs from the decoder are wired
to the appropriate SDR bit positions. All twenty of
the three of six combinations are available on the
chip, however, only the appropriate 16 are utilized for
the sixteen data bit positions in the code we have
chosen. The inputs to the decoder are the combined
outputs of the six syndrome parity trees.
Figure 6 is a functional illustration of one bit
on the register chip. It is an this chip that the
spare selection switching and the bit correction are
effected. Each chip accommodates three such bits.
The flip-flop register is labeled FF. The input to
the flip-flop is from a two input multiplexer. The
input to this multiplexer in turn is either from a
selection multiplexer, or from the complement output of
the flip-flop. Men a correction to a bit in the
register is to be made. the appropriate correction de-
coder position is selected which defines the bit posi-
tion to be corrected. Each decoder output line is
wired to a unique register bit position and is shown
as the line labeled correct. This signal switches the
input of the multiplexer from the normal spare ¢elec-
tion multiplexer mode to the complement output of -the
flip-flop, and inverts the flip-flop.
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The upper multiplexer normally controls the in-
put to the flip-flop. As shown, the input may be
from an external user device, or from the correspond-
ing position bit plane, or from any one of the four
spare bit planes. The output of the four spare bit
planes are available to each bit position of the
storage data register. Thus, a spare bit plane may
be utilized for any bit position. The output of the
flip-flop is avail.•t•le to the external user devices,
to the write line o. the associated position bit plane,
to the spare bit planes, and to the remainder of the
translator circuitry. In the event a spare bit plane
has been selected for this particular bit position,
the output 'emultiplexer directs the signal to the
proper spare. Each of the four spares can receive bit
input information from any one of the SDR bit posi-
tions. Thus, the SDR chips serve as the working
register for the translator as well as the circuitry
for correcting errant bits and spare reconfiguration
switching. Note that the original bit plane assigned
to a given position always has the current information
written into it even though the output from a spare is
being used for that particular bit position. The
purpose of this is to maintain the bit plane current
if possible, in the event that it is desirable to put
it back on line at a future time.
Morphic Logic
The error analysis portion of the translator is
perhaps the most unique portion. It is implemented in
morphic logic described iL Reference 9. The morphic
logic uses dual line pairs to replace the single lines
in conventional logic. Morphic logic functions are
composed of conventional logic gates arranged as two
independent tree structures so that a fault of a single
gate in the morphic logic propagates to the output
where it can be detected. Circuits representing mor-
phic invert, morphic AND, morphic OR, morphic
exclusive-OR, etc., have been devised. Combinations
of these morphic gates can be utilized to implement
any logical function. The morphic logic cu
.
	of
a conventional logic i is a 01 or a 10, 1lO ^, on the
line pair. The morphic logic equivalent of a conven-
tional logic 0 is 
110] 
on the morphic line pair. For
explanation of the error analysis circuits for this
translator, the nomenclature 1MH € 111 , and
OPi^ [11] will be used.	 t
Error Analysis of Word Read From Storage
The translator error analysis will be illustrated
by explaining its operation for checking the word read
from storage. The verification of byte parity checking
and generation and check bit generation will then be
explained.
The AND  whose output is labeled A in Figure 7 has
inputs from the morphic output of the syndrome genera-
tion parity trees S1 - S6. Since odd parity is used
in the encoding, on read-out all of the syndrome par-
tial signals should be 1M if no error has occurred.
Thus, the output A should be l I . Two parity trees are'
shown as the input B in Figure 7. There are an even
number of syndromes (6). One each of the two morphic
lines from each of the syndrome generators (the byte
parity tree inputs are inhibited during read cycles)
are inputs to the two parity trees whose outputs form
B. Since the syndrome no error condition is It-1 and
there are overall an even number of syndromes, there
should be in total an even number of morphic (and
logical) 1's under a no error condition. Since this
is true, both parity trees should have like parity
either odd or even since the sum of two odds or of two
evens is even. The input B in Figure 6 should be Ott
under a no error condition. The ANDM gate whose output
is P indicates NO ERROR as 1 M when the A and B signals
are normal.
The ANDM
 gate whose output is Q indicates a trans-
lator circuit failure condition. There is no valid
condition of the inputs which causes outputs A and B to
be IN simultaneously. This condition is indicative of
a failure in the circuits which generate A or B.
Therefore, the ANDN
 gate whose output is Q senses this
condition as a circuit error.
A single error is manifest as an odd number of ON
syndromes -- one syndrome or three syndromes having a
value of 0pj. Under this condition the output A will be
a ON
 and the output B will be IN. The output A is in-
verted-to make it a I N
 and combined with the output B
which will be IN to cause signal R to be IN -- the sin-
gle error condition signal.
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The AND gate whose output is S senses a double
error condi &n. The output A will be ON as will the
output B in the presence of a double error in the word
read from storage. Inversion of both these outputs
makes them both IN
 and when combined in the AND, gate,
whose output is S, indicates the double error condition.
The AND whose output is D indicates a circuit
error condition. The input U is for byte parity cir-
cuit checks. The signal Q (mentioned previously) is
inverted because its normal (no error) indication is a
Ott . In order to maintain consistency all inputs to
the ANDts shov_d, under normal conditions, be 1M`s.
Therefore, the signal Q inverted is 1 1, during
normal operation. The signal T is used for checking
the validity of ci,z generated check bits on write
operations and the validity of the generated byte
parity bits on read operations. It is proved 7 that
with the code structure herein utilized the parity
of the byte parity bits and the parity of the code
check bits should be the same; therefore, their com-
bined parity should always be even. The signal T is
the morphic output of a parity tree whose inputs are
the two byte parity bits and the six combined outputs
of the parity trees which generate the check bits.
The two parity trees with T and R inputs together
with an inverter perform the logical operation T - R
which is true when there is a valid single error
condition and no circuit failures. Certain ci.rzuit
failures might be detected as a single data error
without this check.
A check is made to see that there is not an even
number of the inputs P, R, and S in a 1 M state because
P, R and S are mutually exclusive conditions. Should
none or two of these three signals be up, there will
be an even number of logical 1's which, distributed
between the two parity trees whose inputs are PRS,
will make their output Om. That is a failure indica-
tion causing the output D to be Ow
This discussion of the read cycle operation is
intended to illustrate how the morphic logic is
utilized to provide self-checking during normal
operation. Since the normal data flow constantly
changes, the translator circuits assume both
states, which provides the self-testing property.
When the SUMC computer is included in the breadboard
it will be practical to systematically Generate pat-
terns in the memory and observe the dynamic behavior of
the system and the inherent degree of independence Cite
design possesses.
The extensive analysis is a prerequisite for
developing effective reconfiguration strategies --when
to switch in a spare. and when to tolerate some few
words with correctable errors which occasionally require
a lengthened access cycle. Of course, an optimum re,
configuration strategy is dependent on the application
(the mission) as well as the behavioral properties of
the system under various fault and error conditions.
Fault Injection
The experimental system has two types of fault in-
jection , (a) The state of the line is at no fault,
stuck-at-1, or stuck-at-O, and (b) The state of the
line is either inverted (fault injected) or not inverted
(no fault injected). The A type "stuck-at" faults are
injected in each bit line of the array readout lines
and each bit is individually selectable. The A-type
invert faults are utilized throughout the translator
logic. Each parity tree combined output and one leg
of the morphic output are subject to inversion under
panel control. Within the error analysis, one leg of
each morphic block shown in Figure 7 ma:- be inverted.
Additionally, the correction decode circuits may be
gated OFF to p_eclude making a correction in the pre-
sence of a single error.
The fault injection capabilities are believed to
be adequate for duplicating virtually any condition it
will be desired to study.
Other Features
The control panel displays by means of LED'a, the
bit(G) being faulted, the fault indication, and the
error signals from the error analysis. In addition,
there is control of single cycle or free run mode.
Provision is made to select a spare bit plane and as-
sign it to any bit position (reconfiguration) and to
select a starting word address and select any number of
successive storage addresses to be restored. Thus,
partial or total refurbishing may be utilized during
a recovery cycle.
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CONCLUSIONS AND ACKNOWLEDGMENTS
IV. EVERDIENTAL SYSTEM
Purpose
An experimental breadboard of the memory system
has been built. The breadboard :as extensive fault
Injection and display circuitry incorporated under
panel control. It implements the logic of the flight
system described plus the necessary timing and con-
trol hardware which enables it to operate as a stand-
alone memory system. Future plans include incorporat-
ing a SUMC computer in the breadboard.
A significant amount of simulation and analysis
has been done to verify the fault security and the
self checking properties of the design. The bread-
board system will permit much more extensive verifica-
tion and statistical quantification of these pro-
perties, especirlly under conditions where failures
result in various combinations of faults and errors.
The translator logic requires twenty chips. The
sysb-m simulations indicate memory access times, with-
out correction, to be of the order of three-fourths of
a microsecond and one microsecond when correction is
necessary. Loading a spare bit plane with-good data
could be done in less than two microseconds per stor-
age location. The implementation and speed penalties
are thus not severe. Future emphasis is to be an ee-
signing the flight package, designing a fault tolerant
system control, and devisin' •
 the algorithms whi.sh
Implement the switching strategies.
We gratefully acknowledge the excellent detailed
logic: destgo and the speed enhancing innovations by
John A. Danen and James C. Tench at IBM Huntsville.
We are also grateful to Mrs. Judy P. Hyde Sir her
excellent typing and help in the preparatiin of this
paper, and Dr. Aapi B. Wadia at Yorktown for his con-
tributions to the error analysis design.
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